Faraday Unveils Complete Imaging and Display High-Speed Interface IP Set on UMC 28nm and 40nm Processes
Hsinchu, Taiwan -- January 21, 2021 -- Faraday Technology Corporation(TWSE: 3035), a leading ASIC design service and IP provider, today unveiled its complete imaging and display high-speed interface IP set on UMC’s 40LP and 28HPC/HPC+ process nodes, including MIPI D-PHY (TX/RX, controller), V-by-One HS (TX/RX, controller), and LVDS (TX/RX, I/O). These IPs are designed with optimized PPA (power, performance, area) for various imaging and display systems, such as 4K/8K projectors, pico projectors, automotive HUDs, in-vehicle infotainment systems, POS systems, AR/VR devices, wearable devices, robots, multifunction printers (MFP), digital cameras, and surveillance cameras.
Faraday provides application-oriented design services for MIPI D-PHY, such as multiple-TX-lane IP solutions for high-resolution and high-frame-rate display engines, rich RX combo IO solutions (MIPI/sub-LVDS/HiSPi/CMOS) to shrink chip size, and flexible data/clock lane configurations to support various device interfaces. In addition, Faraday offers its MIPI combo PHY evaluation board to help customers create prototypes for system-level development and verification at the pre-silicon stage to ensure design qualities.
“Our comprehensive imaging and display interface IP solutions have successively been adopted for state-of-the-art applications at UMC 28nm and 40nm nodes,” said Flash Lin, chief operating officer of Faraday. “By combining our proven records of imaging and display ASIC design experience, we can help our customers develop more high-performance systems with high-quality benefits to address the growing demand for imaging and display applications.”
About Faraday Technology Corporation
Faraday Technology Corporation (TWSE: 3035) is a leading ASIC design service and IP provider, certificated to ISO 9001 and ISO 26262. The broad silicon IP portfolio includes I/O, Cell Library, Memory Compiler, ARM-compliant CPUs, LPDDR4/4X, DDR4/3, MIPI D-PHY, V-by-One, USB 3.1/2.0, 10/100 Ethernet, Giga Ethernet, SATA3/2, PCIe Gen4/3, and 28G programmable SerDes, etc. Headquartered in Taiwan, Faraday has service and support offices around the world, including the U.S., Japan and China. For more information, visit www.faraday-tech.com
|
Faraday Technology Corp. Hot IP
Related News
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
- T2M-IP Unveils Revolutionary MIPI D-PHY & DSI Controller IP Cores with speed 2.5Gbps/lane, Redefining High-Speed Data Transfer and Display Interfaces
- Faraday Delivers a Complete Set of Cell Libraries and Memory Compilers for UMC 28nm HPC Process
- Faraday Delivers a Complete Set of UMC 28nm Cell Libraries and Memory Compilers
- Faraday Adds Video Interface IP to Support All Advanced Planar Nodes on UMC Platform
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |