VLIW on AMBA
VLIW on AMBA
By David Larner, Embedded Systems
August 23, 2001 (11:45 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010823S0030
Siroyan is to deploy ARM's open standard Advanced Microcontroller Bus Architecture (AMBA), both in its first synthesisable core (a "soft core") - code-named Rubicon and its first test chip - code-named Spey. The test chip will be manufactured later this year on UMC's 0.15micron process. Siroyan's processor uses a very long instruction word (VLIW) architecture -- code-named Opus. This combines scalable high-performance DSP and RISC functionality in a single core, together with memory management elements.
Related News
- Digital Blocks AMBA Multi-Channel DMA Controller IP Core Family Extends Leadership with releases for core DMA Engines in RISC-V® & ARM® Systems and Peripherals to Memory Applications
- Digital Blocks AMBA Peripherals I3C, I2C, eSPI, xSPI Controller IP Core Families Extend Leadership with enhancements containing feature-rich, system-level integration features.
- Winbond's Successful Interoperability of OctalNAND Flash with Synopsys DesignWare AMBA IP Delivers Complete High-Density NAND Flash Memory Solution
- PLDA Announces XpressLINK-SOC CXL Controller IP with Support for the AMBA CXS Issue B Protocol
- Synopsys DesignWare CXL IP Supports AMBA CXS Protocol Targeting High-Performance Computing SoCs
Breaking News
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
Most Popular
E-mail This Article | Printer-Friendly Page |