Veriest Solutions and CEVA develop functional safety verification methodology for automotive devices
The methodology will be the topic of a Veriest workshop at the DVCon US 2021 conference
Petach Tikva, Israel – 17, February 2020 -- Veriest Solutions, the international Electronics Design Services house, today announced that its engineering team have collaborated with CEVA, the leading licensor of wireless connectivity and smart sensing technologies, to develop a functional safety verification methodology. The purpose of the innovative approach is to implement and verify the proper operation of safety mechanisms required in automotive and other mission-critical applications.
This method was successfully employed initially in a series of advanced DSP and AI IP cores provided by CEVA. It was subsequently also used in CEVA’s SensPro2™, a high-performance sensor hub DSP architecture for processing and fusing data from multiple sensors including camera, Radar, LiDar, Time-of-Flight, microphones and inertial measurement units.
The methodology extends the classical black-box functional verification tree with white-box error generation in a UVM environment. This ensures compliance with ISO 26262 requirements, with stricter rigor and more formalized procedures.
Ran Snir, CEVA’s Vice President of R&D said: “With the increased adoption of our cores in automotive applications, it is fundamental that we thoroughly verify the proper operation of our designs, in multiple scenarios. We have been collaborating with Veriest for many years across different projects, and we’re pleased to have jointly achieved this additional milestone”.
Moshe Zalcberg, CEO of Veriest, added: “Functional safety has become a crucial consideration for our design and verification engineering teams, with more sensing and AI functionality being deployed in vehicles. It was a privilege for Veriest to work with CEVA’s world-class technology experts to define and implement a novel approach for functional safety verification”.
This methodology will be demonstrated by Dr. Mihajlo Katona, a Sr. Verification Team Leader at Veriest, at a dedicated workshop at the DVCon US 2021 conference, taking place virtually on March,1-4.
For more details and registration: https://2021.dvcon.org/
To learn more about this collaboration with CEVA and about Safety Verification - https://bit.ly/37la7c4
|
Related News
- Cadence Functional Safety Verification Solution Adopted for ISO 26262-Compliant Automotive IC Development Flow at ROHM
- Mobileye Adopts Key Synopsys Automotive Functional Safety Verification Solution to Enable ISO 26262 Compliance of its Next-Generation ADAS SoCs
- Synopsys Verification Solution Certified for the Most Stringent Level of Automotive Safety Measures Defined by the ISO 26262 Standard
- Cadence Introduces Automotive Functional Safety Verification Solution, Reducing ISO 26262 Compliance Preparation Effort by up to 50 Percent
- Synopsys Advances Automotive Security with Industry's First IP Product to Achieve Third-Party Certification for ISO/SAE 21434 Cybersecurity Compliance
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |