Chip Makers Must Learn New Ways to Play "D"
By Don Scansen, EETimes (March 19, 2021)
We used to think of planar transistors in the glory days of classical Dennard scaling in two-dimensional terms. Material specifications were simplified into things like sheet resistance in ohms per square. The abstraction of the devices was was all 2-D, and most of the assumptions and the device modeling for understanding MOSFET operation for circuit design were simplified as much as possible to a pair of axes.
We might have thought of planar MOSFETs as 2-D transistors, at least until the assumptions broke down and the complexity of the device physics took off.
Eventually, planar CMOS turned to the third dimension with Intel’s TriGate and other flavors of the finFET. We called these 3-D transistors.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- "Onshoring" chip production is a red herring: the UK should double down on its competitive advantage in R&D and IP to create a secure semiconductor supply chain
- Why Must IBM Keep the Cost of Advanced Chip R&D?
- PLDA Announces QuickPCIe Lite IP, Enabling the Industry's First True "Plug and Play" PCIe IP Solution
- Cosmic Circuits Announces New IP-cores with "Ready for IBM Technology" Validations
- Chip makers must shift from fabs to systems
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset