Cadence Delivers Automotive Reference Flow for Samsung Foundry 14LPU Process Technology
SAN JOSE, Calif., April 8, 2021 -- Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced the availability of an automotive-optimized Cadence® digital full flow for Samsung Foundry’s 14LPU process technology. The Cadence flow was demonstrated using the high-performance, low-power Cadence Tensilica® ConnX B10 digital signal processor (DSP) for automotive radar, lidar and vehicle-to-everything (V2X) applications. By collaborating with Samsung Foundry, the new Cadence reference flow enables automotive designers to quickly deliver accurate first-time silicon and achieve power, performance and area (PPA) goals.
In addition to enabling first-pass silicon and optimal PPA, the Cadence flow ensures that designers meet critical criteria for automotive designs:
- Quality/Reliability: The flow reduces defects out of the manufacturing process, meeting the AEC-Q100 Grade 1 requirement for automotive reliability, thereby ensuring the device meets requirements throughout its lifetime.
- Safety: The flow enables system-on-chip (SoC) designs that avoid unreasonable risk due to hazards caused by malfunctions, meeting ASIL B requirements.
The complete Cadence RTL-to-GDS full flow that has been validated for the Samsung 14LPU process technology includes the Genus™ Synthesis Solution, Modus DFT, Innovus™ Implementation System, Quantus™ Extraction Solution, Tempus™ Timing Signoff Solution, Tempus ECO Option, Tempus Power Integrity Solution, Voltus™ IC Power Integrity Solution, Conformal® Equivalence Checking, Conformal Low Power, Litho Physical Analyzer and Cadence CMP Predictor. To speed the delivery of automotive designs, the flow achieved a “Fit for Purpose – Tool Confidence Level 1 (TCL1)” certification, enabling automotive semiconductor manufacturers, OEMs and component suppliers to meet stringent ISO 26262 automotive safety requirements.
The Tensilica ConnX B10 DSP used to validate the flow was also previously certified in accordance with the automotive ISO 26262:2018 functional safety standard, making it the ideal DSP for customers considering the Samsung 14LPU platform for safety-critical applications. The certification confirmed that the Tensilica ConnX B10 DSP was designed in accordance with functional safety management processes compliant with ASIL D systematic processes. Additionally, a certified Safety Element out of Context (SEooC) study demonstrated that the Tensilica ConnX B10 DSP achieved ASIL B random hardware fault metrics. These requirements are critical for designing autonomous driving, advanced driver assistance systems (ADAS) and other automotive SoCs.
“Samsung’s 14LPU process technology delivers peak performance for compute-intensive autonomous driving applications,” said Sangyun Kim, vice president of the Design Technology Team at Samsung Electronics. “Through our latest collaboration with Cadence and the delivery of this latest reference flow, we’re enabling customers to achieve automotive design excellence with Cadence tools and IP and our advanced 14LPU process technology.”
“Our continued collaboration with Samsung Foundry and our focus on design innovation provide mutual customers with the ability to deliver the highest quality automotive SoCs more efficiently,” said Michael Jackson, corporate vice president, R&D in the Digital & Signoff Group at Cadence. “The reference flow, based on our ISO 26262:2018-certified Tensilica ConnX B10 DSP and the digital full flow, has been validated on Samsung’s 14LPU process technology and is optimally suited for safety-critical automotive designs.”
The Cadence digital full flow and the Tensilica ConnX B10 DSP support automotive SoC design and the company’s broader Intelligent System Design™ strategy, which enables customers to achieve SoC design excellence. For more information on Cadence automotive solutions, please visit www.cadence.com/go/autosols.
About Cadence
Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications, including consumer, hyperscale computing, 5G communications, automotive, mobile, aerospace, industrial and healthcare. For six years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.
|
Cadence Hot IP
Related News
- Cadence and Samsung Foundry Collaborate to Certify RFIC Design Reference Flow on 8nm Process Technology
- Synopsys Delivers Higher Productivity and Quality for Advanced-Node 5G/6G SoCs on Samsung Foundry's Low-Power Process
- Cadence Automotive Reference Flow Certified by Samsung Foundry for Advanced-Node Design Creation
- Cadence Delivers Advanced Packaging Reference Flow for Samsung Foundry Customers
- Cadence Delivers Certified, Innovative Backside Implementation Flow to Support Samsung Foundry SF2 Technology
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |