English
Codasip Announces FPGA Evaluation Platforms for RISC-V Processor Cores
Munich, Germany – April 21st, 2021 – Codasip, the leading supplier of processor design solutions and RISC-V processor IP, announces two new FPGA Evaluation Platforms for accelerated evaluation of Codasip RISC-V IP. The Platforms are designed to target Digilent boards based on Xilinx Artix-7 and Kintex-7 FPGAs.
The Codasip Evaluation Platforms contain the selected RISC-V processor IP core with a subsystem containing peripherals and AMBA interconnect. A testbench layer includes a clock generator and block RAMs for internal memories, and can use some of the FPGA peripherals such as flash memory. Additionally, customers will receive a Vivado project and bitmap files for their target FPGA board. The platforms include an SDK, the CodeSpace IDE, software examples, and a Get Started Guide and documentation on how to use the peripherals.
“The new platforms will greatly simplify evaluation of Codasip Embedded and Application cores using Xilinx FPGAs, allowing customers to get started in a matter of minutes”, says Dr Zdeněk Přikryl, CTO Codasip. “We aim to provide a comfortable evaluation experience over the range from simple embedded cores to multi-core application processor systems.”
The Codasip Embedded Processor Evaluation Platform based on AHB is suitable for low power and high performance embedded cores such as the Codasip L30, L50, H50 and H50X. It can be used for evaluating systems with either bare metal software or RTOS (e.g. FreeRTOS). The bitmap files target the cost effective Digilent Nexys A7.
Codasip FPGA Evaluation Platform for Embedded Cores
The Application Processor Evaluation Platform, using either AHB or AXI, aims to support single- or multi-core systems using application processors such as the A70X. The platform comes with flash images for embedded Linux and documentation to explain compilation of Linux and user applications. For a simple single-core A70X, the Digilent Nexys A7 can be targeted. For multi-core systems, the more complex Digilent Nexys Video (MP1 or MP2) and Digilent Genesys 2 (MP4) boards are required.
Codasip FPGA Evaluation Platform for Application Cores
|
||||||
Codasip Hot IP
Related News
- Codasip introduces best-in-class RISC-V core for power-efficient applications
- Achronix FPGAs Add Support for Bluespec's Linux-capable RISC-V Soft Processors to Enable Scalable Processing
- StarFive's RISC-V based JH-7110 intelligent vision processing platform adopted VeriSilicon's Display Processor IP
- Ventana Introduces Veyron V2 - World's Highest Performance Data Center-Class RISC-V Processor and Platform
- Codasip announces next-generation RISC-V processor family for Custom Compute
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |