EnSilica completes PPAP on safety-critical automotive ASIC design
April 22, 2021 – EnSilica, a leading provider of custom ASIC design and supply services, has announced a custom safety-critical ASIC has completed the stringent automotive production part approval process (PPAP) and is ready to enter into mass production with a tier-1 automotive supplier.
The ASIC’s novel functionality was developed in close collaboration with the automotive supplier to meet the needs of the OEM’s range of high-performance vehicles which demand sophisticated chassis management and control. The technology is equally suited to hybrids, EVs and hydrogen fuel cell powered vehicles.
The complex mixed-signal ASIC uses a BCD process with high voltage transistors, and combines extensive monitoring and fault detection circuits (for example open and short pins, over and under voltage detection and frequency monitoring) with duplicate redundancy on key functions.
Patrick McNamee, Director of Operations at EnSilica: “We worked in close partnership with the OEM and Tier 1 to realise this novel design concept. First silicon was delivered in 11 months and PPAP was completed in less than 2 and a half years. We’re looking forward to ramping into production in a range of new models. And with multiple chips per vehicle, the volumes are high for automotive.”
The part is qualified to AEC-Q100 grade 0, EnSilica’s in-house functional safety team developed the ASIC to meet the requirement defined in ISO26262 to the most demanding Automotive Safety Integrity Level (ASIL-D).
|
EnSilica Ltd. Hot IP
Related News
- EnSilica - Design and Supply contract award for a controller ASIC for automotive and industrial markets
- Imagination and CoreAVI partner for safety-critical automotive graphics applications
- EnSilica chassis control ASIC for premium automotive brand enters mass production
- PathPartner Joins BlackBerry QNX Channel Partner Program to Deliver Safety-Critical and Secure Software Solutions for Automotive Industry
- NXP to Adopt Synopsys' Native Automotive Design Solutions for Next-generation Safety-critical SoCs
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |