iRoC announces new BIST tool for memories
M-BISTeR Achieves a Breakthrough in Quality and Yield Enhancement
SANTA CLARA, Calif. – Feb. 25, 2003 - iRoC Technologies, a leader in the field of Semiconductor Infrastructure IP, announced today the release of M-BISTeR™, a new design tool for test, diagnosis and repair of defects in embedded memories. Advanced, unique cost-effective programmability features are combined with self-repair and versatile diagnosis capabilities to enable engineers to significantly improve the quality and reliability of new generations of memories.
M-BISTeR is a turnkey solution that will be used by:
- Design engineers to embed memory BIST in their SOC at a lower silicon cost
- Test engineers to achieve higher fault coverage through address, data and algorithm programmability
- Process quality and yield engineers to increase memory yield through self-repair without the need for laser repair operations
The Need for Programmability
Maintaining high SoC quality for nanometer technologies is a big challenge because increasingly complex defects in embedded memories cannot be detected by standard BIST solutions. Other issues include unaffordable test costs, a huge technology debugging time frame, yield losses and numerous customer returns.
The traditional fault models such as "stuck-at," transition and coupling are not sufficient to guarantee appropriate fault coverage when designing 10X more transistors on a chip because exotic defects will throw a spanner in the work of yield and test engineers. These new defects are barely known and not yet modeled; therefore, test engineers must have full control of BIST in the SoC to adjust the test algorithm increasing the fault coverage. Programmability in BIST is now a must to assure high quality in nanometer technologies. "With our new versatile BIST technology, test engineers for the first time are able to synthesize any type of test algorithms on silicon in conjunction with efficient diagnosis and repair capabilities," said Michael Nicolaidis, chief technical officer of iRoC Technologies.
iRoC's Quality, Yield and Reliability Methodology.
To develop a new memory technology, the first step is to implement programmable BIST, including diagnosis features to check a large number of different test algorithms and to determine the one that offers the highest fault coverage. During production ramp-up data collection using diagnosis is enabled to catch and analyze the few remaining defects. Diagnosis capability offers new defect analysis and the test engineer can adjust and program a new test algorithm on the fly without new silicon revisions. At the same time, M-BISTeR's Built-in Self Repair feature enables the engineer to increase the yield without adding any time-consuming laser repair operation. Once the first chip lots are shipped, M-BISTeR still works. Its transparent BIST will test and detect defects when installed in field applications, thereby increasing the system reliability. Customer returns can be analyzed and the test algorithm can be adjusted using the unique programmability feature. Finally, the most efficient BIST can be synthesized and wired on the next lots to significantly decrease the BIST area cost and increase the production margin.
"This unique methodology is possible because of the very low silicon cost of using our programmable BIST, which takes 10 to 15% less area than standard wired BIST. In addition, M-BISTeR can synthesize a fixed BIST for less than half the size of traditional BIST," emphasized Eric Dupont, president and CEO of iRoC Technologies.
Availability
M-BISTeR is available for shipping in April in North America and Europe.
M-BISTeR will be sold as a tool with different options depending on customer needs for Built-in Self Test, Built-in Self Repair and Built-in Self Diagnosis.
About iRoC Technologies
iRoC Technologies develops and licenses design and test solutions to enhance the security, quality and reliability of nanometer integrated circuits. iRoC's turnkey solutions include technology process characterization, radiation test services and Semiconductor Infrastructure IP generators for SoC robustness and quality. More information on the company's products and services can be obtained at www.iroctech.com.
iRoC Technologies and M-BISTeR, are registered trademarks of iRoC Technologies Corporation. All other company or product names may be trademarks of the respective companies with which they are associated.
###
|
Related News
- Dolphin Integration releases an innovative test solution for embedded memories
- iRoC Technologies Introduces Free Web-based Tool for Soft Error Risk Assessment of Integrated Circuits
- iRoC sells Memory BIST division to Synopsys
- iRoC Releases New BIST Features for SoC
- Comit launches industry's first full-speed, fault accumulative memory BIST software tool for improved SoC device yields
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |