Arm v9, the Next 10 Years
By Don Scansen, EETimes (May 4, 2021)
About a month ago, Arm announced its next generation of architecture — V9. For the time being, the eighth iteration of the Arm architecture (ARMv8) is the most advanced architecture in the wild of system-on-chip (SoC) devices. We can expect a few leading SoC companies to begin the transition over the next year or so.
Since the v8 architecture was the mainstay for a decade, it will be interesting to look back to those early days in order to attempt to look forward at what some future v9 devices might look like over its lifespan.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Arm Ltd Hot IP
Related News
- Flex Logix Celebrates 10 Years of Success and Innovation
- Arm Announces New Automotive Technologies to Accelerate Development of AI-enabled Vehicles by up to Two Years
- Floadia Completes eFlash IP Qualification on TSMC 130BCD plus Process and Achieves the World's Highest Data Retention for 10 Years at 200°C
- Moore's Law Could Ride EUV for 10 More Years
- Intel to invest $95bn in Europe over 10 years, says CEO
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset