English
Lattice Propel Design Environment Supports New RISC-V Processor and IP Cores
HILLSBORO, OR – May 19, 2021 – Lattice Semiconductor (NASDAQ: LSCC), the low power programmable leader, today announced a new version of Lattice Propel™, a design environment for accelerating embedded processor-based development on low power, small form factor Lattice FPGAs. Key enhancements to Lattice Propel 2.0 include support for a new RISC-V CPU core and IP blocks included in the new Lattice Automate™ solution stack for industrial automation. The new version of Propel increases design flexibility by enabling customers to leverage their own or third-party IP in applications built using the tool.
“RISC-V cores deliver excellent software-programmable Edge processing performance at low power, making them a compelling solution for accelerating data processing in power-sensitive applications like the autonomous battery-powered robots used in factories and warehouses,” said Roger Do, Senior Product Line Manager, Software, Lattice. “Propel 2.0 gives our customers the ability to differentiate their products thanks to a new IP capability that lets developers integrate their own or third-party party IP into Lattice Propel-based designs.”
| Ad |
Low-power 32-bit RISC-V processor  64-bit RISC-V Application Processor Core  64-bit embedded processor, fully compliant with the RISC-V ISA  |
Lattice Propel 2.0 adds support for a new RISC-V RV32I processor core variant that can be implemented in as few as 800 LUTs (less than 5 percent of the total LUTs on a Lattice Nexus™ FPGA). The core’s five-stage data pipeline enables faster data rates and supports key features such as optional debug, timer, and interrupt capabilities. Propel 2.0 includes support for EtherConnect, power module distribution (PDM), I2C Master, and QSPI flash memory controller IP blocks.
For more information about the Lattice technologies mentioned above, please visit:
About Lattice Semiconductor
Lattice Semiconductor (NASDAQ: LSCC) is the low power programmable leader. We solve customer problems across the network, from the Edge to the Cloud, in the growing communications, computing, industrial, automotive, and consumer markets. Our technology, long-standing relationships, and commitment to world-class support let our customers quickly and easily unleash their innovation to create a smart, secure, and connected world.
For more information about Lattice, please visit www.latticesemi.com.
|
||||||
Related News
- Akeana™ exits stealth mode with comprehensive RISC-V processor portfolio, challenging the semiconductor industry status quo
- RED Semiconductor announces VISC™ licensable high performance processor architecture for RISC-V
- Achronix FPGAs Add Support for Bluespec's Linux-capable RISC-V Soft Processors to Enable Scalable Processing
- Ashling's RiscFree™ SDK Now Supports RISC-V® Processor Cores from CAST
- UltraSoC supports RISC-V: "the Linux of the semiconductor industry"
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |