English
Mentor Graphics Teams with Thales and Xilinx to Develop FPGA Formal Verification Solution
WILSONVILLE, Ore., March 3, 2003 - Mentor Graphics Corp. (Nasdaq: MENT) today announced a technology collaboration with Xilinx, Inc. (NASDAQ: XLNX) and Thales Communications to develop a new FPGA verification flow to meet Thales' requirements for its next-generation products. With this collaboration, Xilinx will extend its existing EDA partner alliance agreement with Mentor Graphics®, to include the FormalProTM equivalence checking technology, along with ModelSim® HDL simulation, and Precision SynthesisTM. This collaboration will provide an integrated FPGA methodology Thales requires to enable the development of its next-generation state-of-the-art military and aviation electronics.
"We evaluated several FPGA tools then selected the Mentor Graphics tool suite because of their integrated FPGA design methodology," said Bernard Candaele, ASIC and EDA department manager at Thales Communications. "For equivalency checking, FormalPro delivers the most comprehensive formal verification technology needed for our next generation products. We currently use FormalPro for SoC designs and would like to extend its use into FPGAs. We conducted a very thorough evaluation of FormalPro targeting Xilinx libraries and are very satisfied with the results. The Mentor Graphics bundled solution with Xilinx libraries will provide the technology we need to succeed in our aggressive product development plans."
"Xilinx has a long-standing relationship with Mentor Graphics and Thales," said Bruno Leduc, Xilinx southern Europe general manager. "Xilinx is committed to help Thales and Mentor Graphics integrate the FPGA design flow and verification tools with our libraries to enable Thales' next-generation technology."
"We are pleased to be working with industry leaders Thales and Xilinx to further integrate FormalPro into a complete FPGA methodology," stated Reily Jacoby, FormalPro division manager. "We look forward to our continued collaboration which will enable our customers to achieve design verification success with greater reliability and confidence."
About Mentor Graphics
Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $600 million and employs approximately 3,500 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777; Silicon Valley headquarters are located at 1001 Ridder Park Drive, San Jose, California 95131-2314. World Wide Web site: www.mentor.com.
Mentor Graphics and ModelSim are registered trademarks and FormalPro and Precision Synthesis are trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.
###
|
||||||
Related News
- Mentor Graphics expands formal verification's reach with new cross-platform GUI and apps for sequential logic equivalence checking and CDC gate-level analysis
- Mentor Graphics Questa Verification Platform Enables Broad Adoption of Formal Verification
- Mentor Graphics Announces Logic and Physical Synthesis Support for Xilinx 7 Series FPGAs
- Mentor Graphics Delivers Enhanced 0-In Clock Domain Crossing and Formal Verification Technology
- Mentor Graphics and Xilinx Announce New Tool for FPGA Design Reuse
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |