Precise-ITC 800G_AX Ethernet IP Core Optimized for AI Application
Ottawa, June 14th, 2021—Headquartered in Ottawa, Precise-ITC released the 800G_AX, an Ethernet IP core that is highly optimized for AI/Machine Learning applications. The IP core supports a single channel of 800GE or a combination of lower rates of 100GE, 200GE, and 400GE. It also supports the Physical Coding Sublayer (PCS) for 64B/66B, type 800GBASE-R function based on the IEEE 802.3bs/cd, Forward Error Correction (FEC), and Media Access Control (MAC) layer functions. It is one of Precise-ITC’s highest bandwidth, ultra-low latency, and lowest power consumption Ethernet IP solutions.
Need more information about this product, please contact sales@precise-itc.com
|
Related News
- Avery Announces 800G Ethernet VIP virtual network co-simulation platform, enabling SoC pre-silicon validation in real networked application environments
- Precise-ITC 1.6T/800G/400G IP Product Series for Datacentre Application
- Rianta Releases 800G Optimized Single Channel Ethernet Controller IP Core
- Rianta Releases 400G/800G Optimized Single Channel PCS/FEC IP Core for Ethernet ASICs and SoCs
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |