Rambus Completes Acquisition of AnalogX
Expands PCIe® 5.0 and 32G Multi-protocol SerDes with ultra-low power interface IP
SAN JOSE, Calif. – July 6, 2021 – Rambus Inc. (NASDAQ: RMBS), a provider of industry-leading chips and silicon IP making data faster and safer, today announced the completion of the acquisition of AnalogX. With this acquisition, Rambus augments its family of PCIe 5.0 and 32G Multi-protocol PHYs with SerDes technology specifically built for ultra-low power and very low latency. In addition, AnalogX interface IP enhances the Rambus roadmap for PAM4-based PCIe 6.0 and CXL™ 3.0 solutions and provides key building blocks for the CXL Memory Initiative.
“We are excited to welcome the AnalogX team to the Rambus family,” said Luc Seraphin, president and CEO of Rambus. “Their technology and expertise are an ideal fit for Rambus and accelerate our roadmap for next-generation data center interconnect solutions.”
Although this transaction will not materially impact 2021 financial results due to the timing of close and acquisition accounting, Rambus expects this acquisition to be accretive in 2022.
For more information, visit rambus.com/analogx.
|
Related News
- Rambus Completes Acquisition of Hardent
- Rambus Completes Acquisition of PLDA
- Rambus to Acquire AnalogX, Accelerating Next-Generation Data Center Interface Solutions
- Rambus Completes Acquisition of the Verimatrix Silicon IP, Secure Protocols and Provisioning Business
- Rambus Completes Acquisition of Northwest Logic, Extending Leadership in Interface IP
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |