Rambus Completes Acquisition of AnalogX
Expands PCIe® 5.0 and 32G Multi-protocol SerDes with ultra-low power interface IP
SAN JOSE, Calif. – July 6, 2021 – Rambus Inc. (NASDAQ: RMBS), a provider of industry-leading chips and silicon IP making data faster and safer, today announced the completion of the acquisition of AnalogX. With this acquisition, Rambus augments its family of PCIe 5.0 and 32G Multi-protocol PHYs with SerDes technology specifically built for ultra-low power and very low latency. In addition, AnalogX interface IP enhances the Rambus roadmap for PAM4-based PCIe 6.0 and CXL™ 3.0 solutions and provides key building blocks for the CXL Memory Initiative.
“We are excited to welcome the AnalogX team to the Rambus family,” said Luc Seraphin, president and CEO of Rambus. “Their technology and expertise are an ideal fit for Rambus and accelerate our roadmap for next-generation data center interconnect solutions.”
Although this transaction will not materially impact 2021 financial results due to the timing of close and acquisition accounting, Rambus expects this acquisition to be accretive in 2022.
For more information, visit rambus.com/analogx.
|
Related News
- Rambus Completes Acquisition of Hardent
- Rambus Completes Acquisition of PLDA
- Rambus to Acquire AnalogX, Accelerating Next-Generation Data Center Interface Solutions
- Rambus Completes Acquisition of the Verimatrix Silicon IP, Secure Protocols and Provisioning Business
- Rambus Completes Acquisition of Northwest Logic, Extending Leadership in Interface IP
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |