Innatera Unveils Neuromorphic AI Chip to Accelerate Spiking Networks
By Sally Ward-Foxton, EETimes (July 14, 2021)
Innatera, the Dutch startup making neuromorphic AI accelerators for spiking neural networks, has produced its first chips, gauged their performance, and revealed details of their architecture.
The company has also announced that Cadence and Synopsys co-founder Alberto Sangiovanni-Vincentelli has joined the company as chairman of its board of directors. The industry veteran is currently a Professor at the University of California at Berkeley.
Innatera’s chip is designed to accelerate different SNNs for audio, health and radar applications (Image: Innatera)
The Innatera chip is designed to accelerate spiking neural networks (SNNs), a type of neuromorphic AI algorithm based on brain biology which uses the timing of spikes in an electrical signal to perform pattern recognition tasks. SNNs are completely different in structure from mainstream AI algorithms and thus require dedicated hardware for acceleration, but they typically offer significant power consumption and latency advantages for sensor edge applications.
Most other companies working on spiking neural network algorithms and hardware (for example, Prophesee) are targeting images and video streams. Innatera has decided to focus on audio (sound and speech recognition), health (vital signs monitoring) and radar (for consumer/IoT use cases such as elderly person fall sensors which maintain privacy).
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- Innatera shows RISC-V neuromorphic edge AI microcontroller
- Innatera unveils its groundbreaking ultra-low power neuromorphic microcontroller
- Neuromorphic processor leader Innatera appoints Prof. Alberto Sangiovanni-Vincentelli Chairman of Board
- Blumind Secures Series A Funding to Accelerate Analog AI Revolution
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks