DDR Combo PHY & Controller IP Core Silicon Proven in 12nm & 28nm available for immediate licensing
July 26, 2021. – T2MIP, The global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its’ partners DDR combo PHY & Controller IP Core silicon proven 12nm FinFET Compact (FFC) and 28nm High-Performance Computing Plus (HPC+) which supports DRAM types DDR4/DDR3L/LPDDR4 for your high performance Storage and Memory SOC Designs.
This DDR combo PHY IP Core supports DRAM types DDR4, LPDDR4 &DDR3L providing low latency and up to 3200Mbps throughput. The DDR IP Core is silicon proven and fully compliant with the latest JEDEC standards. The PHY IP Core is optimized for high performance, low latency, low area & low power providing ease of integration and fast time-to-silicon.
This DDR controller IP Core is optimized for low latency, supporting DDR4, LPDDR4 & DDR3L modes, connecting to the DDR combo PHY via DFI 4.0 interface providing a complete memory interface solution with ease of integration and fast time to market. The multiple AXI & DFI interfaces enable the DDR PHY to support DDR3L/4, LPDDR4 date rates up to 3200 Mbps.
This IP Core functionality is verified in NC-Verilog simulation software using test bench written in Verilog HDL, which are provided with the IP Core delivery.
DDR Combo PHY & Controller IP Cores have been used in many of the semiconductor industry’s fastest growing market segments ranging from Consumer, Enterprise and Embedded solutions to access data stored on the devices.
In addition to 12nm & 28nm this DDR Phy IP Core has been silicon proven in 40nm and above. T2M‘s broad silicon Interface IP Core Portfolio includes USB, HDMI, DP, MIPI, PCIe, 10/100/1000 Ethernet, Vx1, Serial ATA, programmable SerDes, and many more, available in major Fabs in process geometries as small as 7nm. They can also be ported to other foundries and leading-edge processes nodes on request.
Availability: These Semiconductor Interface IP Cores are available for immediate licensing either stand alone or with pre-integrated Controllers. For more information on licensing options and pricing please drop a request / MailTo
About T2M: T2MIP is the global independent semiconductor technology experts, supplying complex semiconductor IP Cores, Software, KGD and disruptive technologies enabling accelerated development of your Wearables, IOT, Communications, Storage, Servers, Networking, TV, STB and Satellite SoCs. For more information, please visit: www.t-2-m.com
|
T2M Hot IP
- GNSS Ultra low power (GPS, Galileo, GLONASS, Beidou3, QZSS, IRNSS, SBAS) Digital ...
- USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP, Silicon Proven in TSMC 28HPC+
- DVB-S2X WideBand Demodulator & Decoder IP (Silicon Proven)
- MIPI D-PHY Tx IP, Silicon Proven in TSMC 22ULP
- Wi-Fi 802.11 ax/Wi-Fi 6 /Bluetooth LE v5.4/15.4-2.4GHz RF Transceiver IP for IOT ...
Related News
- MIPI C-D Combo PHY and DSI Controller IP Cores, Silicon Proven, Immediate licensing at a Competitive Price for Your Next Project
- Silicon Proven DisplayPort v1.4 Tx PHY IP Core in 12nm, Alongside Production-Ready Controller IP core available for Immediate Licensing
- DDR5/DDR4/LPDDR5 Combo PHY IP Cores which is Silicon Proven in 12FFC with Matching Controller IP Cores is available for license to accelerate your Memory Interfacing Speeds
- Introducing DDR5/DDR4/LPDDR5 Combo PHY IP Core, Silicon Proven in 12FFC for Next-Gen High performance SoCs is available for immediate licensing
- Silicon Proven PCIe 5.0 PHY and Controller IP Cores in 12nm to Revolutionize Connectivity solutions
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |