SmartDV Provides Broad Portfolio of Memory Modeling, Design and Verification Solutions
Supports Wide Range of Memory Types Including DDR, LPDDR, GDDR, Flash, HBM, ONFI, TCAM, Non-Volatile
SAN JOSE, CALIF. –– September 14, 2021 –– SmartDV™ Technologies, the leader in Design and Verification Intellectual Property (IP), today unveiled its broad portfolio of memory Design and Verification solutions including Memory Models, Verification IP and Design IP available for most memory types and derivatives.
“Memories are ubiquitous in system design and the ability to efficiently model, design and verify them is critical,” states Deepak Kumar Tala, SmartDV’s managing director. “SmartDV invests heavily in supporting all three of these memory-targeted solutions and a reason why our relationships with the largest memory vendors are our priority. They are built on our expertise and customer support, helping us maintain our ability to offer a large selection of Memory Models, Design IP and Verification IP.”
The SmartDV portfolio provides memory controller Design IP for all derivatives of DDR, LPDDR and Flash and supports the DDR PHY Interface (DFI) specification. Memory models and Verification IP are available for DDR, GDDR, ONFI, TCAM, FLASH, HBM, non-volatile memories and DIMM, and others.
SmartDV offers its memory models complete with a Memory Verification IP suite that incorporates the Controller Verification IP agent and Memory Model with its slave interface. The SmartDV Controller Verification IP agent helps verify an actual memory DUT and the SmartDV Memory Model helps verifying a Memory Controller DUT.
Its SmartCompiler generates Memory Models by using the memory part number as input, ensuring delivery of memory model to fit the exact requirement of the development flow.
SmartDV memory models support most methodology and language environments, such as SystemVerilog, VMM, OVM, UVM, SystemC, Verilog and Specman.
Availability and Pricing
The SmartDV Memory Model portfolio is available now.
Pricing is available upon request.
Email requests for more information should be sent to sales@Smart-DV.com.
About SmartDV
SmartDV™ Technologies offers the largest portfolio of Design and Verification Intellectual Property (IP) used by more than 200 customers worldwide, including seven of the top 10 semiconductor companies and four of the largest consumer electronics companies. It supports market segments and protocols as diverse as mobile and 5G, networking and SoC, automotive and serial bus, storage, video and defense and aerospace. With more than 800 products in its portfolio, SmartDV covers the design flow with Design IP and Verification IP for use in simulation, emulation, formal and post-silicon validation and memory modeling. SmartDV has the best customer service with more than 250 experienced ASIC and SoC design and verification engineers, a global footprint and local sales offices. Its technical support is available 24 hours a day seven days a week. SmartDV is headquartered in Bangalore, India, with U.S. headquarters in San Jose, Calif.
|
SmartDV Technologies Hot IP
SmartDV Technologies Hot Verification IP
Related News
- SmartDV Expands Line of Memory Controller Design IP, strengthening its Already Broad Portfolio of IP Products
- Cadence Announces Broad Portfolio of 3D Memory Verification IP
- Mobiveil and InPsytech Announce Successful Inter-Op Verification of Enterprise Flash Controller Design IP and ONFI 5.1 PHY IP
- SmartDV Unveils Automation Tool Suite for Use with Its Extensive Verification IP Portfolio
- Truechip Adds New Customer Shipments Of Verification IPs For DDR, LPDDR And I3C v1.1
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |