Xiphera launches solutions for encrypted data storage
Securing data at rest is as important as securing data in motion.
September 17, 2021 -- When you think of cryptographic applications, the first thing that usually comes to your mind is protecting data in motion, such as protecting Internet traffic with Transport Layer Security (TLS) or securing Ethernet traffic with MACsec. However, securing and protecting data at rest – meaning inactive data stored on any mass storage media – is equally important, especially when you consider the staggeringly large amount of data generated each day by the humankind.
To address the needs to secure data at rest, Xiphera has expanded its product portfolio by adding two Intellectual Property (IP) cores, XIP1183B and XIP1183H, to its offering. The freshly added IP cores are based on the AES-XTS, which is the most popular standard for encrypting data on block-oriented storage devices and formally defined in IEEE Standard 1619-2018.
"Sensitive data at rest may well need to be secured for decades, and therefore Xiphera has focused on 256-bit security level in our AES-XTS portfolio to make them resistant even against the projected advances in quantum computing", says Kimmo Järvinen, Co-founder and CTO of Xiphera.
Technical details
Technically, XTS is a mode of operation, which instantiates the underlying AES block cipher twice. The encrypted data depends not only on the plaintext and encryption key, but also on the logical address of the data on the storage device, which means that identical plaintexts get encrypted differently at different logical addresses.
As an example of the technical features of Xiphera's AES-XTS IP cores, the performance-optimised version XIP1183H achieves an encryption/decryption throughput of more than 50 Gbps in high-end FPGAs, and even higher throughput rates are possible by instantiating the IP core in parallel.
Below are the illustrations of the internal high-level block diagrams of XIP1183B and XIP1183H.
For more information, visit the product pages for the balanced version XIP1183B and the high-speed version XIP1183H. You can also view and download the full product briefs for XIP1183B and XIP1183H.
Read more about Advanced Encryption Standard and see more of the solutions of this product family from our Block/stream ciphers pages.
|
Xiphera Ltd. Hot IP
Related News
- Xiphera Launches xQlave™ Product Family of Quantum-Secure Cryptographic IP Cores
- Xilinx Launches Industry's First SmartNIC Platform Bringing Turnkey Network, Storage and Compute Acceleration to Cloud Data Centers
- Altior Launches Software Development Kit for Hardware-Accelerated Data Compression for Web Servers, Network and Storage Applications
- Logic Fruit Technologies Launches JESD204D Transmitter and Receiver IP - Advancing High-Bandwidth Data Solutions
- Kalray and Pliops enters into exclusive negotiations to create a global leader in data accelerators for AI and storage acceleration
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |