Codasip Opens UK Design Center led by Simon Bewick
Over one hundred engineers to be hired in multiple locations
Munich, Germany - 21 September 2021 - Codasip, the leading supplier of customizable RISC-V processor IP and tools, announced today that it is opening offices in Bristol and Cambridge and is looking to hire over one hundred engineers over the coming quarters. The new design center will be headed by newly appointed Director of the UK Design Center, Simon Bewick, an experienced semiconductor industry executive who recently joined Codasip’s management supervisory board.
Although opening two initial offices in the UK, Codasip supports fully remote working so applicants are also welcome from other places; other offices may be added in the future if there is a critical mass in a given location. These sites complement Codasip’s existing development teams in Design Center Villeneuve Loubet, France; Headquarters Munich, Germany; and R&D Center Brno, Czech Republic.
Chris Barton, Her Majesty’s Trade Commissioner for Europe, said: “Brilliant to see Codasip bring over 100 high value tech jobs to Bristol, Cambridge and elsewhere in the UK. What a wonderful commitment to the UK’s world class tech talent. Every year, more than 30,000 graduates leave UK Universities with technology related degrees. Technology and Innovation remains at the core of the UK’s global strategy and a path to post pandemic economic recovery.”
“The UK has a wealth of talent in designing complex processors of all types,” said Dr Karel Masařík, Founder and CEO of Codasip, “and is a natural place for us to look to grow our technical team.” Dr Masařík continued: “We are already aggressively hiring in our other R&D sites to support significant new design wins and our expanded plans in high-end processor design and customization.”
Mr Bewick was most recently a VP Engineering at Mindtech Global where he led the development of several complex, advanced-node ASICs. Prior to that he was an EVP at Imagination and a Director of ASIC development at Ericsson. He also previously held engineering management positions with LSI Logic.
“I am very pleased to welcome Simon to the Codasip team,” said Dr Ron Black, Executive Chairman of Codasip. “He brings a wealth of experience in CPUs, GPUs, and the design and verification of complex, high-performance, advanced node chips.”
“With semiconductor scaling slowing down, we will see a golden age of specialized processor innovation,” said Mr Bewick, EVP of Codasip. “With its combination of processor development tools and RISC-V IP, Codasip is ideally placed to address this opportunity and I am excited to join the team.”
Engineers interested in joining Codasip should visit https://codasip.com/career/ or contact the hiring team at career@codasip.com.
|
Codasip Hot IP
Related News
- SiFive Expands Global Operations, Opens UK R&D Center in Cambridge
- Veriest expands to Physical Design and opens UK design center
- CEVA Opens New Research and Development Center in Bristol, U.K.
- Pragmatic Semiconductor secures £182m ($231m) investment led by M&G and UK Infrastructure Bank
- M31 Opens Bangalore R&D Design Center in India Expands Recruitment of Global Talent
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |