Interlaken IP Core for high-speed chip-to-chip applications is now available
Copenhagen, Denmark -- October 7, 2021 - Comcores ApS, a fast-growing specialized supplier of Intellectual Property (IP) Cores expands its Chip-to-chip Interface IP portfolio by announcing the availability of a high-performance Interlaken IP.
Comcores as the leading provider of silicon-proven JESD204B and JESD204C Controller IPs, now introduces a high-performance Interlaken IP, a silicon and PHY agnostic implementation of the Interlaken Protocol version 1.2 targeting any ASIC or FPGA technologies.
Related |
Interlaken Controller |
Comcores Interlaken IP supports up to 2.6Tbps high-bandwidth performance and comes with an integrated Media Access layer. The IP has an extensive feature-set available and allows scalability in both number of lanes and lane speed.
Key Benefits of the Interlaken IP:
- High Performance
- Up to 2.6Tbps Maximum bandwidth with 48 lanes
- Up to 56Gbps SerDes rates per lane
- Feature-rich
- MAC layer with fast AMBA CXS interface and highly configurable PCS layer
- Flow control, Dual Calendar, Look-Aside, Retransmit, and FEC support as options
- Flexibility
- Gearbox included to enable easy interfacing to any SerDes width
- Extensive feature-set and option to customize based on customers’ need
- Easy to use
- Strong engineering support for bring-up
- Easy to use RTL test environment
About Comcores
Comcores is a Key supplier of digital IP Cores and design services for digital subsystems with a focus on Ethernet Solutions, Wireless Fronthaul and C-RAN, and Chip to Chip Interfaces. Comcores’ mission is to provide best-in-class, state of the art, quality components and design services to ASIC, FPGA, and System vendors, and thereby drastically reduce their product cost, risk, and time to market. Our long-term background in building communication protocols, ASIC development, wireless networks and digital radio systems has brought a solid foundation for understanding the complex requirements of modern communication tasks. This know-how is used to define and build state-of-the-art, high-quality products used in communication networks.
To learn more about this solution from Comcores, please contact us at sales@comcores.com or visit www.comcores.com.
|
Comcores Hot IP
Related News
- Open-Silicon Enhances Its Interlaken IP Core for Very High-Speed Chip-to-Chip Serial Interfaces
- Leading Aerospace and Defense Company purchases Interlaken IP core from Comcores
- GbE (10/100/1000Base-T) PHY IP Cores with matching 1G Ethernet MAC, PCS and TSN MAC Controller IP Cores for all your high-speed Ethernet Networking applications is available for immediate licensing
- 16G Multiprotocol Serdes IP Core with different Interface protocols for your High-Speed interconnect requirements in 28HPC+ process technology is available for immediate licensing
- JESD204B Tx & Rx SerDes IP Core (12.5Gbps & 16Gbps) in 28HPC+ and 40LL process technologies for High-Speed Serial Interface with Matching Controller IP Core is available for immediate licensing
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |