Thalia's IP reuse platform joins Cadence Connections EDA Program
AMALIA IP reuse platform makes it easier for Cadence users to migrate, improve and optimize existing IP for new technologies and applications
Cologne, 11 October 2021 – Thalia Design Automation, an IP reuse company and expert in the development and deployment of automation solutions for analog and mixed-signal IP reuse, today announced it has joined the Cadence® Connections® EDA Program enabling Cadence customers to benefit from cost and time savings when using the Thalia AMALIA IP reuse platform to migrate to new technologies.
The Cadence Connections program encourages interoperability and open industry standards, collaborating with software suppliers worldwide to enhance the value in using Cadence products. Partners are chosen based on seamless product interoperability with Cadence solutions throughout the design flow.
Thalia’s AMALIA IP reuse platform comprises three key elements that align with Cadence workflow – the Circuit Porting capability, the Design Enabler and the Technology Analyzer.
The combination of the Thalia AMALIA platform and Cadence design solutions presents designers and system developers with a powerful combination of tools to make maximum use and reuse of their valuable analog IP.
AMALIA Circuit Porting improves the return on investment of an IP portfolio, enabling the designer to port designs with confidence of their suitability for new nodes or process technologies. Operating in the familiar Cadence Virtuoso® environment, Circuit Porting makes it possible to transfer even large, complex circuits quickly and easily, eliminating the typical complexities and pitfalls.
Also, part of the AMALIA IP Reuse Platform, Thalia Design Enabler software uses artificial intelligence (AI) and machine learning (ML) to save developers up to 50 percent more time and resources when centering designs after migrating from one technology to another. It quickly identifies the minimum set of devices needed to adjust the design the tool, reducing the number of changes required in layout while improving performance.
The AMALIA Technology Analyzer qualifies IP intended for the migration to a new technology. By comparing base and target technologies, Technology Analyzer enables Thalia IP Reuse platform users to not only select the best technology for the project, but to keep costs under tight control.
“Our platform meets the Cadence Connections program objectives and complements Cadence’s Intelligent System Design solutions and services. Together, we’re offering mutual customers a new methodology to facilitate IP reuse via advanced design migration techniques,” said Sowmyan Rajagopalan, Thalia Design Automation CEO.
To learn more about Thalia’s Technology Analyzer, download the white paper at https://www.thalia-da.com/resources/.
|
Related News
- Lorentz Solution Joins Intel Foundry Services (IFS) Accelerator EDA Alliance Program to Enable Peakview EM Platform and Accelerate IC and 3DIC Designs
- Thalia brings AMALIA IP reuse platform to Israel
- Siemens joins Intel Foundry Services' EDA Alliance program
- Thalia launches next generation IP reuse tools for smarter, more agile semiconductor product development
- India's Mindtree joins Cadence's Jumpstart program
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |