Codasip boosts Studio processor design tools with AXI automation
Munich Germany, October 26, 2021 – Codasip, the leading supplier of customizable RISC-V processor IP, today announced further enhancements to its Studio processor design toolset. New features in Studio 9.1 include an expanded bus support with full AXI for high-performance designs, as well as improved support for LLVM and improved code density.
Studio is at the heart of Codasip’s offering to simplify the task of customizing designs, enabling companies of all sizes to differentiate their products at the core. Studio has been the market leader in democratizing processor design since it was launched in 2014. Simplifying processor customization, Studio walks designers through the steps necessary to create their ideal custom RISC-V processor from a Codasip embedded or application core design – ensuring the design achieves predictable results and the highest performance.
Studio delivers these benefits to a rapidly expanding community of RISC-V developers around the world and, with today’s launch of Studio 9.1, will extend this leadership enabling higher-performance and lower cost designs.
Specifically in 9.1, Studio users gain access to additional bus interfaces, to now include full AXI which means Studio will readily support the development of more powerful application cores and multi-core systems.
Instruction memory size can dominate cost in embedded processors so code density improvements in Studio 9.1 will help to contribute to reducing overall system costs.
Codasip’s latest update incorporates the LLVM-based SDK (the fast C/C++ compiler, Linker Support Package – all of which were incorporated as part of Studio 9.0 launched in April 2021). This update significantly improves support for custom instructions in application cores running a rich OS, such as GNU/Linux. Another new feature brings support for ISA sub-targets that hugely reduce the maintenance of different SDKs for different ISA configurations.
Zdenēk Prikryl, Codasip CTO, said, “We are constantly evolving our tools offering and due to the nature of the diverse customer types, our projects and developments continue to help push our design tools further. Codasip is keen to simplify design for differentiation with our processor cores and tools which we have developed to make it easy for designers of any size to benefit from: enabling them to get high-performance, cost-effective and (importantly!) significantly differentiated products to market quickly and easily.”
|
Codasip Hot IP
Related News
- Codasip Releases Studio 8, a Breakthrough in RISC-V Automation, and the Bk7 RISC-V Processor Core for Real-Time Computing Applications
- Codasip Releases a Major Upgrade of Its Studio Processor Design Toolset with a Tutorial RISC-V core
- Codasip to Offer Secure Boot Solutions with Veridify Tools
- Codasip Announces Studio 7, Design and Productivity Tools for Rapid Generation of RISC-V Processors
- Rambus Selects Codasip Studio for SDK Development of RISC-V Processor
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |