SD 5.1/eMMC 5.1 Host and Device Controllers with Matching PHYs for all kind of Portable Memory Storage Devices, making it easy to integrate a wide range of Applications in your products
October 27, 2021. – T2MIP, the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s SD 5.1/eMMC 5.1 Host and Device Controllers with Matching PHY IP Cores which are silicon proven in major Fabs and Nodes with High storage capability making it easy to integrate and implement a varied range of applications.
Our SD/eMMC Host & Device Controllers and PHY IP Core is specially designed for the eMMC v5.1 to augment its storage with SD v5.1 features. The features of eMMC 5.1 part are designed based on the JEDEC Standard Specification No. JESD84-B51. The Secure Digital (SD) part supports SD5.1 and later specifications (Class 1, Video Speed Performance), It allows the selection of either SD or SPI mode. To store and transfer data securely, the SD/eMMC Host & Device Controllers and PHY IP Core provide both data write protection and password protection. The multiple (x1 bit, x4 bit) bus-width feature allows Host and Device design flexibility and higher data transfer bandwidth.
SD/eMMC v5.1 Host & Device IP Cores are an embedded non-volatile memory system, comprised of both flash memory and a flash memory controller, which implements the Host and Device Controller IP Cores with high-speed processing power by complementing each core and makes the interface design with the Physical layer a lot less complex. This exempts Product developers from the hassle of integration, following to a diminished time-to-market.
The SD/eMMC Host & Device Controllers with matching PHY IP Core supports High-Speed dual data rate transfer eMMC @ 52MHz 1.8V or 3.3 V I/O, single date rate transfer eMMC @ 200MHz 1.8V I/O and SDR104: 1.8V signalling, Frequency up to 208 MHz, up to 104MB/sec. The SD/eMMC IPs are of low cost, low power consuming and small in size making it feasible for portable and space-constrained products.
SD/eMMC Host & Device Controllers and PHY IP core have been used in semiconductor industry’s Cellular Electronics, IoT Sensors, Navigational systems, Consumer electronics, handheld computers, and other industrial uses…
In addition to SD/eMMC IP Cores, T2M‘s broad silicon Interface IP Core Portfolio includes other Memory Cores, USB, HDMI, Display Port, MIPI (CSI, DSI, UniPro, UFS, Soundwire, I3C), PCIe, DDR, 10/100/1000 Ethernet, V by One, programmable SerDes, and many more, available in major Fabs in process geometries as small as 7nm. They can also be ported to other foundries and leading-edge processes nodes on request.
Availability: These Semiconductor Interface IP Cores are available for immediate licensing either stand alone or with pre-integrated Controllers and PHYs. For more information on licensing options and pricing please drop a request / MailTo
About T2M: T2MIP is the global independent semiconductor technology experts, supplying complex semiconductor IP Cores, Software, KGD and disruptive technologies enabling accelerated development of your Wearables, IOT, Communications, Storage, Servers, Networking, TV, STB and Satellite SoCs. For more information, please visit: www.t-2-m.com
|
T2M Hot IP
- Bluetooth Dual Mode v5.4 / IEEE 15.4 PHY/RF IP in TSMC22nm ULP
- GNSS Ultra low power (GPS, Galileo, GLONASS, Beidou3, QZSS, IRNSS, SBAS) Digital ...
- USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP, Silicon Proven in TSMC 28HPC+
- DVB-S2X WideBand Demodulator & Decoder IP (Silicon Proven)
- MIPI D-PHY Tx IP, Silicon Proven in TSMC 22ULP
Related News
- SD/eMMC Host and Device Controller IP Cores including matching PHYs with high performance, and high storage capacity available for license to secure your removable and embedded storage
- Introducing JESD204B Controllers and matching PHYs for high-speed, high-resolution device interconnection for high density systems!
- DDR5/DDR4/LPDDR5 Combo PHY IP Cores which is Silicon Proven in 12FFC with Matching Controller IP Cores is available for license to accelerate your Memory Interfacing Speeds
- Elevate your Video and Display applications with the Multi-Stream Transport of DisplayPort/eDisplayPort v1.4 Rx PHY IP Cores in 22nm, 28nm and 40nm with Matching Controllers
- Arasan to demonstrate its SD Card UHS-II PHY IP and eMMC 5.1 PHY IP for 12nm SoC Designs at the 2019 Flash Memory Summit
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |