Mosys unveils range of 1T-SRAM standard macros
MOSYS® UNVEILS RANGE OF 1T-SRAM® STANDARD MACROS
Low-cost, single-use licensing helps proliferate 1T-SRAM technology
Available in 1- and 2-Megabit sizes and both high speed and low power configurations, customers can also select from different memory bus widths as well as read and write timing interfaces, delivering the high density advantages of custom 1T-SRAM macro design with the time-to-market advantages normally only possible for compiled macros. A total of 36 different macro configurations are available.
"Since we launched our 1T-SRAM licensing program, we have experienced tremendous market interest and demand for MoSys' 1T-SRAM technology," noted Mark-Eric Jones, vice president and general manager of intellectual property at MoSys. "By offering these standard off-the-shelf memory configurations in addition to custom 1T-SRAM development, our customers can achieve additional savings on development time and cost."
These standard macros are licensed on a low-cost, single project use basis while allowing customers to use multiple instances in their designs to achieve larger on-chip memories. Deliverables include datasheet, simulation models, timing model, layout phantoms, GDS2 database and test documentation.
"In less than two years, MoSys' 1T-SRAM embedded memories have entered volume production in products from leading semiconductor companies", noted Bob Merritt of Semico Research Corporation. "These standard macros should accelerate the rapid proliferation of this technology into many more SoC designs"
For customers with embedded memory requirements outside of the scope of the standard macro library, including projects in advanced deep sub-micron processes such as 0.15-micron and 0.13-micron, MoSys continues to provide its customized embedded 1T-SRAM memory macros.
Price and Availability
MoSys 1T-SRAM standard macros are available now with license fees starting from one hundred thousand dollars. Delivery times are two to four weeks.
ABOUT MOSYS
Founded in 1991, MoSys develops, licenses and markets innovative memory technology for semiconductors. MoSys' patented 1T-SRAM technology offers a combination of high density, low power consumption, high speed and low cost unmatched by other available memory technologies. The single transistor bit cell used in 1T-SRAM technology results in the technology achieving much higher density than traditional four or six transistor SRAMs while using the same standard logic manufacturing processes. 1T-SRAM technology also offers the familiar, refresh-free interface and high performance for random address access cycles associated with traditional SRAMs. In addition, this technology can reduce operating power consumption by a factor of four compared with traditional SRAM technology, contributing to making it an ideal technology for embedding large memories in System on Chip (SoC) designs. 1T-SRAM technology is in volume production both in SoC products at MoSys' licensees as well as in MoSys standalone memories. MoSys is headquartered at 1020 Stewart Drive, Sunnyvale, California 94085. More information is available on MoSys? website at http://www.mosys.com.
###
Note for Editors:
1T-SRAM is a trademark of MoSys, Inc. All other trademarks or registered trademarks are the property of their respective owners.
Related News
- MoSys 1T-SRAM Macros Now Proven in Multiple Versions of TSMC'S Standard and Triple-Oxide 0.13-Micron Logic Processes
- MoSys Unveils Its 1T-SRAM ''CLASSIC Macro'' Family
- MoSys' 1T-SRAM Memory Silicon-Verified on DongbuAnam's 0.18-Micron Standard Logic Process; 0.13-Micron Verifications Initiated
- MoSys' 1T-SRAM Memory Silicon-Verified on SMIC's 0.18-Micron Standard Logic Process
- LG Electronics Shipping MoSys 1T-SRAM(R) DDI Technology in AMOLED-Based Mobile Phone
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |