New Qualified 12-bit Linear Half Duplex Voice Codec from Chipidea Microelectronics SA
Update: MIPS Technologies Acquires Chipidea (August 27, 2007)
conversion, channel filtering, microphone and speaker interfacing. It was designed in 0.18um CMOS and retargetable towards any sub - micron CMOS technology with 2.5V/3V/5V supply.This cell is very compact (0.42mm2 active area) and very low power (0.9mA typical consumption) by sharing most blocks between ADC and DAC channels. Still, the dynamic performance is high enough for most voice record/playback systems (over 70dB Dynamic Range and over 75dB THD).
The channel filters are implemented digitally, embedded in the decimation and interpolation filters associated with the converters. The receive channel volume control has a range from 0 to 42dB with 6 dB steps. The differential speaker amplifier can drive an external load of 8 Ohm with 70mW (equivalent to LM4882). The microphone amplifier has a sensitivity range from 530mVrms to 4.2 mVrms. The data port is 12 bits parallel at 8kHz word sample rate. A power-down mode is included with less than 1uA of standby current.
|
Related News
- ChipIdea announces the silicon validation of CI3261Ba, a dual 12-bit 50MS/s pipeline ADC
- New 16-Bit 65dB Dynamic Range Standard Voice Codec with DTMF from ChipIdea
- Chipidea Microelectronics SA has again successfully qualified a Dual mode UMTs/GSM Baseband AFE-CI7185oa
- Ittiam Systems announces availability of its third generation H.265/HEVC codec with 422 12-bit support
- ChipIdea Microelectronics SA ranked as 115th on 2003 Europe’s 500 Listing of fast growing, job creating companies
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |