GUC Optimizes Quality of Results and Accelerates Time to Tapeout Using the Cadence Digital Full Flow
December 7, 2021 -- SAN JOSE, Calif.— Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced Global Unichip Corporation (GUC) used the Cadence® digital full flow to accelerate the time to tapeout of its ASIC designs for mobile, automotive, AI and hyperscale computing applications. By leveraging the Cadence Innovus™ Implementation System’s mixed-placer automation technology, GUC successfully reduced floorplan design time from weeks to days and achieved more than 10% reduced wirelength and 5% better switching power.
GUC has been using the Cadence digital full flow for many years to tape out the most challenging ASIC designs down to the latest 5nm and 3nm process nodes. As a leading global ASIC provider, delivering the best power, performance and area (PPA) results within ever more demanding schedules is critical for success.
As ASIC designs grow in size and complexity, the number of macros in a floorplan also increases rapidly, making GUC’s traditional manual and iterative floorplanning process a lengthy part of the implementation schedule. Using the Innovus mixed-placer technology, the GUC team can handle the placement of both standard cells and macros concurrently, automating the floorplanning process to achieve greater efficiency and faster PPA analysis.
“As our ASIC customer designs move to the latest process nodes and grow in size and complexity, GUC is always making strategic investments in the latest technologies that ensure we can meet and exceed customer requirements for optimal PPA,” said Louis Lin, senior vice president at GUC. “Cadence’s Innovus mixed-placer technology enabled us to make a significant productivity breakthrough, so that we could complete customer designs more efficiently and accelerate tapeout. The Innovus mixed-placer technology is now a key part of our GUC production implementation flow, providing many tapeout successes, and we use it for the majority of our designs.”
The Cadence digital full flow provides customers with a fast path to design closure and better predictability. It supports the company’s Intelligent System Design™ strategy, enabling SoC design excellence. For more information on the digital full flow, please visit www.cadence.com/go/dffpr.
About Cadence
Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications, including consumer, hyperscale computing, 5G communications, automotive, mobile, aerospace, industrial and healthcare. For seven years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.
|
Cadence Hot IP
Related News
- Cadence Digital Full Flow Optimized to Deliver Improved Quality of Results with Up to 3X Faster Throughput
- Cadence Digital Full Flow Optimized to Deliver Improved Quality of Results with Up to 3X Faster Throughput
- NSITEXE Accelerates Delivery of Data Flow Processor IP for Automotive and Industrial Applications Using the Cadence Digital Design Full Flow
- Brite Semiconductor Improves Quality of Results and Reduces Time to Market for Four SoC Designs with Cadence Digital Implementation and Signoff Tools
- Cadence Digital Full Flow Achieves Certification for GlobalFoundries 12LP/12LP+ Process Platforms
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |