MIPI M-PHY Update Doubles Peak Data Rate for Next-Generation Flash Memory Storage Applications
The MIPI M-PHY Version 5.0 physical-layer specification addresses increasing data rate requirements and provides engineers with design flexibility for advanced 5G smartphone, wearable, PC and automobile flash memory storage use cases
PISCATAWAY, N.J., December 14, 2021—The MIPI Alliance, an international organization that develops interface specifications for mobile and mobile-influenced industries, today announced a major update to its MIPI M-PHY physical-layer interface for connecting the latest generation of flash memory-based storage and other high data rate applications in advanced 5G smartphones, wearables, PCs, industrial IoT, and automobiles. Version 5.0 of the M-PHY interface adds a fifth gear—"High Speed Gear 5" (HS-G5) at 23.32 Gigabits per second (Gbps)—enabling engineers to double the potential data rate per lane compared with the previous specification. M-PHY v5.0 also responds to a range of other ecosystem requirements for connecting flash memory storage, such as ongoing innovation of the JEDEC Universal Flash Storage (UFS) standard.
Ad |
MIPI M-PHY v4.1/v3.1 IP in TSMC(5nm, 6nm, 7nm, 12nm,16nm, 22nm, 28nm, 40nm, and 55nm) MIPI M-PHY Compliant (HS-G2) IP |
MIPI M-PHY is a versatile physical layer targeting applications with a particular need for high data rates, low pin counts, lane scalability and power efficiency. Key applications include connecting flash memory storage, cameras and RF subsystems, as well as providing chip-to-chip inter-processor communications (IPC). For JEDEC UFS, M-PHY serves as the physical layer for MIPI UniPro, and together both specifications have been incorporated into multiple versions of UFS over the last decade.
MIPI M-PHY v5.0 is designed to support the forthcoming MIPI UniPro v2.0 and JEDEC UFS releases. In addition to doubling the data rate to a maximum of 23.32 Gbps per lane to satisfy the storage ecosystem’s growing data rate requirements, v5.0 introduces several new capabilities intended to optimize the M-PHY interface:
- Data rates have been optimized for target applications, simplifying Phased Lock Loop (PLL) implementation and eliminating design complexity.
- High-speed startup reduces latency, for example, when accessing flash memory on power up.
- Eye monitoring visualizes signal health, enhancing debug functionality.
- New attributes for equalization and other electrical updates to HS-G5 improve the suitability of M-PHY for ultra-high data rate applications.
Also, the new version of the specification streamlines M-PHY, making several legacy features optional and further improving latency performance, boosting power efficiency and making implementation smoother and faster. M-PHY v5.0 is backward compatible through v4.1 of the specification, and an updated conformance test suite for v5.0 is scheduled to be completed in 2022.
“The significant data rate and flexibility updates delivered in MIPI M-PHY v5.0 are the product of real-world feedback from the large base of implementers in a broad ecosystem," said Joel Huloux, chairman of MIPI Alliance. "Many of the enhancements in v5.0 come from our close relationship with the JEDEC UFS community, and such cross-industry collaboration is key to fueling and aligning innovation to better serve the global flash memory storage market.”
MIPI M-PHY v5.0 is available to MIPI Alliance members and can be downloaded from the member portal on the MIPI Alliance website. For more information, a brief MIPI Bytes video provides an overview of M-PHY and highlights its new features.
About MIPI Alliance
MIPI Alliance (MIPI) develops interface specifications for mobile and mobile-influenced industries. There is at least one MIPI specification in every smartphone manufactured today. Founded in 2003, the organization has over 325 member companies worldwide and more than 15 active working groups delivering specifications within the mobile ecosystem. Members of the organization include handset manufacturers, device OEMs, software providers, semiconductor companies, application processor developers, IP tool providers, automotive OEMs and Tier 1 suppliers, and test and test equipment companies, as well as camera, tablet and laptop manufacturers. For more information, please visit www.mipi.org.
|
Related News
- MIPI UniPro v2.0 Doubles Peak Data Rate and Delivers Greater Throughput and Reduced Latency for Flash Memory Storage Applications
- MIPI D-PHY v3.0 Doubles Data Rate of Physical Layer Interface While Extending Power Efficiency
- MIPI Alliance Releases New MIPI M-PHY v4.0 Specification, Achieving a Peak Transmission Rate of Nearly 12 Gbps
- MIPI Alliance Releases A-PHY v2.0, Doubling Maximum Data Rate of Automotive SerDes Interface To Enable Emerging Vehicle Architectures
- MIPI UFS Controller, MIPI Unipro Controller and MIPI M-PHY IP Cores available in different Fabs and Nodes for all High-density Flash Storage applications in advanced SoCs
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |