Synopsys SiliconSmart Library Characterization Solution Achieves Certification for TSMC N5, N4 and N3 Advanced Processes
Technology Accelerates Delivery of Accurate, Signoff-Quality Libraries for Mobile, Consumer, AI and Automotive Applications
MOUNTAIN VIEW, Calif., Dec. 16, 2021 -- Synopsys, Inc. today announced its SiliconSmart® library characterization solution has achieved certification from TSMC for the foundry's N5, N4 and N3 process technologies. A part of the Synopsys Fusion Design Platform™, the SiliconSmart solution is equipped with needed enhancements to support cell library characterization at advanced nodes, accelerating successful digital implementation for mobile/5G, high-performance computing, artificial intelligence (AI), automotive, internet of things (IoT) networks and aerospace and defense applications.
"Certification of the SiliconSmart library characterization solution on our latest process technologies will provide our mutual customers with high confidence of achieving signoff accuracy and faster time-to-market through an accelerated path for TSMC N5, N4 and N3-based designs," said Suk Lee, vice president of the Design Infrastructure Management Division at TSMC. "Our longstanding collaboration with Synopsys is again supporting designers to meet the stringent power and performance requirements and quickly launch their differentiated products to market."
Library data accuracy has become essential to model increased design complexity at advanced nodes. At the same time, the scale of library characterization has increased many-fold to hundreds of PVT corners on tens of thousands of cores. Yet, synthesis, place-and-route, verification and signoff tools count on having precise model libraries that accurately represent timing, noise and power performance of digital and memory designs.
The SiliconSmart core engine delivers comprehensive library characterization as well as quality assurance capabilities tuned to produce Synopsys PrimeTime® signoff-quality libraries. Its speed and accuracy are essential, as process variability at advanced nodes require both to model effects on timing. SiliconSmart technologies use reference SPICE engines for faster characterization of advanced Liberty™ models used by the PrimeTime static timing analysis solution to account for effects in low-voltage FinFET processes that affect timing. The solution supports advanced industry-standard models including LVF (Liberty Variation Format).
"Customers are experiencing a 3x increase in compute demand from node to node, along with greater PVT combinations challenges," said Jacob Avidan, senior vice president, Synopsys Silicon Realization Group. "Our SiliconSmart library characterization solution with its core engine successfully provides high-quality, scalable solutions to address customers' design challenges. This certification is a result of our continued successful collaboration with TSMC on advanced nodes to deliver accurate, high-performing technologies, which will provide our mutual customers with the performance and productivity they need along with an accelerated path to silicon production."
Availability
The Synopsys SiliconSmart library characterization solution is now available. More information is available at: https://www.synopsys.com/implementation-and-signoff/signoff/siliconsmart.html
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As an S&P 500 company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and offers the industry's broadest portfolio of application security testing tools and services. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing more secure, high-quality code, Synopsys has the solutions needed to deliver innovative products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot IP
Synopsys, Inc. Hot Verification IP
Related News
- Analog Bits to Present Papers, Demo of N5 Working Silicon, and Roadmap on IPs for TSMC N4 and N3 Processes
- Synopsys Achieves Certification of its AI-driven Digital and Analog Flows and IP on Samsung Advanced SF2 GAA Process
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Synopsys and TSMC Advance Analog Design Migration with Reference Flow Across Advanced TSMC Processes
- Analog Bits to Demonstrate Pinless PLL and Sensor IP in TSMC N4 and N5 Processes at TSMC 2022 North America Open Innovation Platform® Ecosystem Forum
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |