Samsung Readies Gate-All-Around Ramp
By Alan Patterson, EETimes (January 28, 2022)
Samsung Electronics said it’s on track in the second half of this year to launch the world’s first commercial production of chips based on its gate-all-around (GAA) process. The emerging process is likely to provide transistor density advantages over the current FinFET technology used at the 5-nm node, where Taiwan Semiconductor Manufacturing Co. (TSMC) rules the roost.
“We will complete the qualification of first-generation GAA process 3GAE for mass production in the first half of this year,” Moonsoo Kang, head of Samsung’s Foundry Market Strategy Team, said during a conference call to discuss quarterly results. “We will continue to develop the second-generation GAA process, 3GAP, as scheduled.”
The designations 3GAE and 3GAP are Samsung’s names for the first and second generations of the new GAA processes under development.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- Synopsys and Samsung Release Certified 3nm Gate-All-Around AMS Design Reference Flow for Early Design Starts
- Cadence Digital Implementation and Parasitic Extraction Tools Enabled for Samsung Foundry Gate-All-Around Technology
- Synopsys Fusion Design Platform Enables Successful Tapeout of Samsung Foundry's Industry-first Gate-All-Around Transistor SoC
- Samsung Plans 3nm Gate-All-Around FETs in 2021
- Samsung Electronics To Provide Turnkey Semiconductor Solutions With 2nm GAA process and 2.5D Package to Preferred Networks
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset