NVM OTP NeoBit in Maxchip (180nm, 160nm, 150nm, 110nm, 90nm, 80nm)
Samsung Readies Gate-All-Around Ramp
By Alan Patterson, EETimes (January 28, 2022)
Samsung Electronics said it’s on track in the second half of this year to launch the world’s first commercial production of chips based on its gate-all-around (GAA) process. The emerging process is likely to provide transistor density advantages over the current FinFET technology used at the 5-nm node, where Taiwan Semiconductor Manufacturing Co. (TSMC) rules the roost.
“We will complete the qualification of first-generation GAA process 3GAE for mass production in the first half of this year,” Moonsoo Kang, head of Samsung’s Foundry Market Strategy Team, said during a conference call to discuss quarterly results. “We will continue to develop the second-generation GAA process, 3GAP, as scheduled.”
The designations 3GAE and 3GAP are Samsung’s names for the first and second generations of the new GAA processes under development.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Synopsys and Samsung Release Certified 3nm Gate-All-Around AMS Design Reference Flow for Early Design Starts
- Cadence Digital Implementation and Parasitic Extraction Tools Enabled for Samsung Foundry Gate-All-Around Technology
- Synopsys Fusion Design Platform Enables Successful Tapeout of Samsung Foundry's Industry-first Gate-All-Around Transistor SoC
- Samsung Plans 3nm Gate-All-Around FETs in 2021
- Samsung Electronics To Provide Turnkey Semiconductor Solutions With 2nm GAA process and 2.5D Package to Preferred Networks
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity