Credo Expands High Performance Seagull Family With Integrated 50Gbps PAM4 VCSEL and EML Drivers
Integration Enables Cost Optimized Datacenter 5G Wireless Transceivers with Improved Power Dissipation
SAN JOSE, Calif.--Mar. 4, 2022-- Credo Technology Group Holding Ltd (NASDAQ: CRDO), an innovator in providing secure, high-speed connectivity solutions that deliver improved power and cost efficiency as data rates and corresponding bandwidth requirements increase throughout the data infrastructure market, today announced the availability of its second generation Seagull optical digital signal processors (DSPs). These products are based on Credo’s proven, first-generation Seagull platform, with the addition of integrated VCSEL and EML drivers. The new products include the single channel Seagull 51, dual channel Seagull 111, and quad channel Seagull 201 PAM4 DSPs.
The Credo Seagull 51 Optical Signal Processor, designed for next-generation 5G wireless fronthaul and mid-haul and datacenter applications.
Seagull 51 is a single channel DSP that supports bitmux (2 x 25Gbps NRZ to 1x 50Gbps PAM4) and retimer (1 x 50Gbps to 1x 50Gbps PAM4) modes. It operates over the full industrial temperature range and is designed for next-generation 5G wireless fronthaul and mid-haul, or datacenter, applications. The Seagull 111 and Seagull 201, respectively, are dual and quad channel retimers which are ideal for high-density, datacenter Active Optical Cables (AOCs) or optical transceivers. Seagull 111 and Seagull 201 include dedicated phase-locked loops (PLLs) per channel and can be seamlessly used in breakout applications.
“Credo’s first-generation Seagull products gained success across different markets thanks to excellent performance and power dissipation,” said Scott Feller, VP of Marketing in Credo. “The second-generation Seagull products extend those capabilities with integrated EML and VCSEL drivers while enabling customers to utilize designs and software based on the first-generation hardware and software for a fast, smooth migration to these new Seagull devices.”
Credo’s Seagull platform is an advanced product family that utilizes innovative design techniques to deliver industry-leading performance and power dissipation to customers. The family is designed in standard 12nm CMOS technology, with optimized product cost structure and lead times to enable price-competitive 5G and datacenter market. Customers will also have the added benefit of security of supply.
All Seagull products include a high-performance DSP and a full suite of performance optimization and testability features. Integrated drivers enable direct connection to VCSELs and EMLs, eliminating the need for external drivers and simplifying the optics interface. The products are designed for optimal component placement, use of standard assembly techniques and high-yield, reliable PCB design.
About Credo
Our mission is to deliver high-speed solutions to break bandwidth barriers on every wired connection in the data infrastructure market. Credo is an innovator in providing secure, high-speed connectivity solutions that deliver improved power and cost efficiency as data rates and corresponding bandwidth requirements increase exponentially throughout the data infrastructure market. Our innovations ease system bandwidth bottlenecks while simultaneously improving on power, security and reliability. Our connectivity solutions are optimized for optical and electrical Ethernet applications, including the emerging 100G (or Gigabits per second), 200G, 400G and 800G port markets. Our products are based on our proprietary Serializer/Deserializer (SerDes) and Digital Signal Processor (DSP) technologies. Our product families include integrated circuits (ICs), Active Electrical Cables (AECs) and SerDes Chiplets. Our intellectual property (IP) solutions consist primarily of SerDes IP licensing.
For more information, please visit: https://www.credosemi.com.
|
Credo Semiconductor Hot IP
Related News
- Credo Introduces 800Gbps and 400Gbps Optical Digital Signal Processors with Integrated Drivers
- Credo Launches Comprehensive Family of 112G PAM4 SerDes IP for TSMC N5 and N4 Process Technologies
- MIPS Technologies Expands Hard IP Core Family with High Performance Cores for Budget-Conscious SoC Designers
- RED Semiconductor announces VISC™ licensable high performance processor architecture for RISC-V
- Credo Launches 112G PAM4 SerDes IP for TSMC N3 Process Technology
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |