Codasip University Program spurs innovation and boosts curriculums
Keith Graham appointed Head of University Program
Munich, 10 March 2022 – Codasip, the leader in processor design automation, has launched a University Program to help the next generation of processor engineers to Design for Differentiation and to solve tomorrow’s technological challenges. The Program augments graduate and undergraduate computer engineering curriculums with materials and assignments, and by granting access to industry-grade Codasip RISC-V custom development tools and CodAL high-level synthesis language.
Access to Codasip Studio development tools and CodAL development language, plus specific technologies will enable Codasip University Program partners to support RISC-V based domain specific applications and functions, including functional safety, computer architecture, processor security, advanced memories, even AI/ML. Codasip, together with its technology partners, will provide universities with dedicated support for their research projects – a Design for Differentiation Ecosystem that will spur innovation and the exchange of ideas.
To register interest in joining the Program, and to find out more information, visit the Codasip University Program page here.
Codasip has appointed Keith Graham to lead the new University Program, bringing his decades of engineering and academic leadership experience to the role. Before joining Codasip, Graham had previously identified the benefits of customizing RISC-V processors using Codasip Studio and developed courses for the University of Colorado.
Codasip enables Design for Differentiation which encourages processor and system developers to innovate and - using Codasip tools and IP - to bring their ideas to market in the shortest time and at the lowest cost to maximize competitive advantage. Codasip Studio is a unique collection of tools for fast and easy modification of RISC-V processors. CodAL is Codasip’s C-like language used to create and verify Codasip processors, with models to simplify optimizations and modifications.
Keith Graham, commented, “Providing students with access to CodAL and Studio is enabling them to focus on becoming innovative processor designers. CodAL is a high-level synthesis language, more efficient and less error prone compared to using a less abstracted language like Verilog.” Graham continued, “The Codasip Design for Differentiation Ecosystem provides the ideal processor design automation platform to help future designers build their ideas into commercializable products. We are engaged with multiple universities in curriculum development and research activities, and look forward to welcoming additional universities into the Program”
Codasip Founder and President, Dr Karel Masařík added, “We were in a position to support university programs with our Codasip tools, but with Keith agreeing to join Codasip and help us, we have been able to define a far more comprehensive partnership program for universities. We are excited to be already rolling out the graduate and undergraduate courses thanks to Keith’s extensive experience in course development: This means we can deliver the Program universities tell us they need. And if we get that right, we help universities develop the theory and the design skills the companies developing SoCs need.”
Read more about the Codasip University Program here: https://codasip.com/university-program/
|
Codasip Hot IP
Related News
- Codasip and Intel bring RISC-V development to higher-education
- University of Western Australia Latest to Join the BrainChip University AI Accelerator Program
- Cornell Tech Joins BrainChip University AI Accelerator Program
- VSORA to Receive $13.18 Million in Funding from the European Innovation Council Accelerator Program
- Agile Analog joins TSMC Open Innovation Platform IP Alliance Program
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
E-mail This Article | Printer-Friendly Page |