PCIe 6.0 Designed to Meet Automotive, AI Bandwidth Demands
Automotive, AI bandwidth demands push interconnect performance
By Gary Hilson, EETimes (March 14, 2022)
To meet the bandwidth demands of rapidly advancing automotive and artificial intelligence (AI) and machine learning (ML) workloads, companies such as Rambus are beginning to change where Peripheral Component Interconnect Express (PCIe) interconnects are getting used, effectively joining PCIe and CXL data planes to optimize interconnect performance.
There are probably few surprises to be found in the latest iteration of PCIe as many industry players contributed to its development — the PCIe special interest group (SIG) now boasts 900 members. PCIe has become somewhat ubiquitous in computing over the past two decades, enabling other mature and emerging standards such as Non-Volatile Memory Express (NVMe) and Compute Express Link (CXL).
Similar to its predecessors, PCIe 6.0 is aimed at data–intensive environments such as data centers, high–performance computing (HPC), AI and ML. But as the modern vehicle continues its evolution as a server on wheels — nay, a data center on wheels — many storage technologies are making the trip to automotive applications, including solid-state drives (SSDs) that use both NVMe and PCIe.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
- Synopsys Launches Industry's First Complete 1.6T Ethernet IP Solution to Meet High Bandwidth Needs of AI and Hyperscale Data Center Chips
- PCIe Eyes Road Ahead with AI, Automotive
- Rambus Delivers PCIe 6.0 Interface Subsystem for High-Performance Data Center and AI SoCs
- Avery Design Partners with S2C to Bring PCIe 6.0 and LPDDR5 and HBM3 Speed Adapters to FPGA prototyping solutions for Data Center and AI/ML SoC Validation
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks