Cadence Selected by Microsoft for RAMP Phase II Program
Cadence selected to join the Microsoft program and is providing embedded security technologies with its digital and verification flows for advanced SoC design
SAN JOSE, Calif.-- March 22, 2022 — Cadence Design Systems, Inc. (Nasdaq: CDNS) announced that it was selected to participate in the Microsoft Rapid Assured Microelectronics Prototypes (RAMP) Phase II initiative. The RAMP program is an initiative within the Department of Defense (DoD) that NSWC Crane facilitates through the Strategic & Spectrum Missions Advanced Resilient Trusted Systems (S2MARTS) Other Transaction Authority (OTA) powered by National Security Technology Accelerator (NSTXL). The initiative focuses on the advancement of State-of-the-Art (SOTA), secure microelectronics design methods. As part of the Phase II program, Cadence is providing best practice recommendations and security integrations with its digital and verification design flows for advanced system-on-chip (SoC) designs from select defense industrial base prototype designs. The plan is to have the secure design environment integrated into the Microsoft Azure-based deployment infrastructure to support state-of-the-art microelectronics development for mission-critical aerospace and defense applications.
The RAMP program focuses on utilizing commercial best practices to establish design requirements for new and emerging government application areas, including 5G and artificial intelligence (AI). Cadence is participating in multiple tasks associated with this initiative, including applying its leading commercial solutions to the secure chip design, test, and verification process to ensure it is seamless.
“Accelerating the development cycle for advanced silicon with first-pass success is essential for driving secure microelectronics innovation,” said Nimish Modi, Senior Vice President, Marketing and Business Development, Cadence. “With our continued focus on developing the most advanced computational software solutions, Cadence is well-positioned to deliver a rapid and effective design flow between the front-end design capture and verification phase to the implementation of secure silicon devices.”
“Cadence’s participation in the RAMP program brings performance-optimized flows for the DoD’s use on Microsoft Azure,” said Mujtaba Hamid, General Manager, Silicon, Modeling and Simulation, Microsoft. “With this, we established a more comprehensive EDA design environment for the development of advanced microelectronics to facilitate the delivery of new aerospace and defense applications securely and efficiently.”
Both the digital full flow and verification full flow offerings support the aerospace and defense industry and align with Cadence’s broader Intelligent System Design™ strategy. For more information on how Cadence advances the development of mission-critical systems for the aerospace and defense industry, visit www.cadence.com/go/aerodefpr.
About Cadence
Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial and healthcare. For seven years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.
About S2MARTS:
The Naval Surface Warfare Center (NSWC), Crane Division and the Department of Defense (DoD) require innovative technological solutions to address current and future security threats in the electromagnetic spectrum (EMS), trusted microelectronics, and strategic missions’ hardware environments. To engage the broadest set of innovators, NSWC Crane has created the Strategic and Spectrum Missions Advanced Resilient Trusted Systems (S2MARTS) OTA. The S2MARTS OTA (pronounced “SMARTS”) will refine strategies, management planning activities, and implement integrated, complementary solutions that enable broader Department of Defense (DoD) access to commercial state-of-the-art EMS technologies, advanced microelectronics, radiation-hardened (RAD-HARD) and strategic missions’ hardware.
|
Cadence Hot IP
Related News
- Siemens selected by Microsoft for Rapid Assured Microelectronics Prototypes (RAMP) Program
- Cliosoft Selected for Rapid Assured Microelectronics Prototypes (RAMP) Program
- Arm, ASE, BMW Group, Bosch, Cadence, Siemens, SiliconAuto, Synopsys, Tenstorrent and Valeo commit to join imec's Automotive Chiplet Program
- Cadence Extends Collaboration with TSMC and Microsoft to Advance Giga-Scale Physical Verification in the Cloud
- Flex Logix Collaborating with Microsoft to Help Build Secure State-of-the-Art Chips for US Department of Defense (DoD)
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |