Virage Logic Supports Synopsys Galaxy Design Platform
Collaboration Delivers Cost Savings for Advanced System-on-Chip Design
Fremont, CA - March 26, 2003, In an effort to better serve advanced System-on-Chip (SoC) designers, Virage Logic Corp. (Nasdaq:VIRL), a leading provider of best-in-class semiconductor IP platforms, today announced that its silicon-proven product family is available for the Synopsys Galaxy™ Design Platform. With the availability of Virage Logic's innovative products working in Synopsys' design implementation product environment, the companies' large common customer bases will be able to reduce design production costs without having to change their existing design flow.
"Synopsys has worked together with Virage Logic to develop high-quality views and support for Galaxy Design Platform," said Kevin Kranen, director of strategic programs at Synopsys, Inc. "Our joint customers will benefit from this collaboration in the form of a smoother, more convergent implementation flow from RTL to production leveraging Virage Logic's silicon-proven IP."
As designers move to smaller geometries, there are critical requirements such as reducing costs while also boosting performance and getting to volume production quickly and efficiently. The Area, Speed and Power (ASAP) Logic™ product line offers standard cell and metal programmable cell libraries. The ASAP Standard Cell libraries reduce design costs by improving the area by up to 20 percent. In addition, the ASAP Metal Programmable Cell libraries reduce mask costs by up to 70 percent, and decrease the amount of time it takes for a design re-spin.
"We worked closely with Synopsys to develop our ASAP Logic libraries for the Galaxy Design Platform and Liberty™ library formats to help ensure that our customers do not have to change their existing design methodology, and that they'll have a single, open integrated platform," said Brani Buric, senior director of product marketing, Virage Logic. "With over 2,500 designs in volume production, the ASAP Logic patented architecture significantly reduces mask and silicon costs without sacrificing speed or power."
About Virage Logic
Virage Logic Corp. (Nasdaq:VIRL) is a leading provider of best-in-class application-optimized semiconductor IP platforms based on memory, logic, I/Os and IP development tools that are silicon proven and production ready. Virage Logic meets market demands for cost reduction, while improving performance and reliability for fabless and integrated device manufacturer (IDM) companies focused on the consumer, communications and networking, handheld and portable, and graphics markets. Virage Logic is headquartered in Fremont, California and has sales and support offices worldwide. For more information, visit www.viragelogic.com or call (877) 360-6690 (toll free) or (510) 360-8000.
SAFE HARBOR STATEMENT FOR VIRAGE LOGIC UNDER THE PRIVATE SECURITIES LITIGATION REFORM ACT OF 1995:
Statements made in this news release other than statements of historical fact are forward-looking statements, including, for example, statements relating to Virage Logic's business outlook, new products and new relationships. Forward-looking statements are subject to a number of known and unknown risks and uncertainties, which might cause actual results to differ materially from those expressed or implied by such statements. These risks and uncertainties include Virage Logic's ability to maintain and develop new relationships with third-party foundries, adoption of technologies by semiconductor companies and increases in the demand for their products, the company's ability to overcome the challenges associated with establishing licensing relationships with semiconductor companies, the company's ability to obtain royalty revenues from customers in addition to license fees, business and economic conditions generally and in the semiconductor industry in particular, competition in the market for embedded memories and other risks including those described in the Company's Annual Report on Form 10-K for the period ended September 30, 2002, filed with the Securities and Exchange Commission (SEC) on December 16, 2002, and in Virage Logic's other periodic reports filed with the SEC, all of which are available from Virage Logic or from the SEC's website (www.sec.gov), and in press releases and other communications. Virage Logic disclaims any intention or duty to update any forward-looking statements made in this news release.
Galaxy and Liberty are trademarks of Synopsys, Inc. All trademarks and copyrights are property of their respective owners and are protected therein.
|
Related News
- Synopsys' Galaxy Design Platform Enables Superior Low-Power Designs on Samsung's 10-nm Process Technology
- Synopsys Galaxy Design Platform Certified for Samsung Foundry 14LPP FinFET Process
- Baikal Electronics Selects Synopsys Solutions to Accelerate the Design and Verification of Their Advanced SoCs
- Synopsys Galaxy Design Platform Enables 90 Percent of Volume-Production FinFET Designs
- Synopsys Galaxy Design Platform Deployed by HiSilicon Technologies for Implementation of FinFET Designs
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
E-mail This Article | Printer-Friendly Page |