How real is TSMC's bid for conversion to 1.4-nm process node?
Majeed Ahmad, EDN (May 17, 2022)
Here comes a new ripple in the process node wars among the mega-fab rivals TSMC and Samsung Foundry. The industry reports about TSMC converting its 3-nm process R&D into a 1.4-nm process in June is likely to spark another round of process node duel between Taiwan’s leading pure-play fab and Samsung. However, it’s still not clear how this ambitious conversion to 1.4-nm process geometry will actually work.
The two foundry players have been tied into a race to develop sub-10-nm fabrication processes during the past few years. So far, the announcement to develop the smallest node has come from Samsung, which unveiled the plan to produce chips on a 2-nm process in 2025.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Efinix Announces Trion Titanium Tapeout at TSMC 16 nm Process Node
- TSMC Plots the Process Course to Its Next "Generational Node"
- Kilopass Anti-Fuse NVM OTP IP Designed into Tire Pressure Sensor SoC Manufactured on TSMC 55LP Process Node Now Shipping in High Volume
- TSMC Certifies Synopsys IC Compiler II for the Most Advanced 7-nm Process Node Enabling Early Tapeouts
Breaking News
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
- Cadence Advances AI in the Cloud with Industry-First DDR5 12.8Gbps MRDIMM Gen2 Memory IP System Solution
- Thalia joins GlobalFoundries' GlobalSolutions Ecosystem to advance IP reuse and design migration
- MosChip® to showcase Silicon Engineering Services at TSMC 2025 North America Technology Symposium
- Alphawave Semi Audited Results for the Year Ended 31 December 2024
Most Popular
- New Breakthroughs in China's RISC-V Chip Industry
- Cadence to Acquire Arm Artisan Foundation IP Business
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- Shifting Sands in Silicon by Global Supply Chains