Arasan announces its 2'nd Generation of CAN IP
Arasan, a leading provider of semiconductor IP for all things mobile, including automobiles announces its 2’nd generation of CAN IP
SAN JOSE, Calif., May 19, 2022 — Arasan announces the immediate availability of its 2’nd generation of CAN IP for the CAN 2.0 and CAN FD Specifications. The controllers have been rearchitected and upgraded to lower power consumption and area, which make them suitable for FPGA applications in addition to Arasan’s primary ASIC IP market. Although automobiles do not have stringent power requirements like mobile phones, Arasan’s power saving techniques implemented on these controllers help conserve battery power which automobiles also rely on. Use of FPGA’s is prevalent in the automotive and industrial sectors, so optimizing area was another criterion that was set for these next gen controllers.
Related |
CAN 2.0B Bus Controller IP Core |
Arasan’s 2nd Gen CAN IP controller core performs serial communication as per CAN2.0 and CAN FD specifications. It supports CAN 2.0A and CAN 2.0B protocols, TT-CAN, CAN-FD (ISO 11898-1.2015, plus earlier ISO, and Non-ISO Bosch specifications). It is fully programmable up to 1 Mbps for CAN 2.0 and multiple devices. Our 2nd Gen CAN IP is designed to increase reliability, faster error reporting, features advanced Error management unit, prevents data loss during transmission and prevents message collisions.
Arasan’s 2nd Gen CAN IP controller cores can be easily integrated with the host processor using standard AMBA AHB/AXI interfaces. Our highly configurable controller core supports programmable Interrupts, data and baud rates, acceptance filters & flexible buffering schemes allows it to be fine-tuned to the specific need for the application.
Arasan’s 2nd Gen CAN IP is 100% architected and designed by Arasan in-house team with engineering support direct from the designers. Further, the IP has been designed in the USA enabling us to support projects requiring US security clearance for support personnel. The defense and aerospace sectors in addition to automotive are a major target market for Arasan’s fault tolerant CAN IP.
Arasan’s CAN IP has passed compliance through multiple licensees and ASIL requirements.
For more information https://www.arasan.com/products/can-fd/
About Arasan
Arasan is at the forefront of this evolution of “Mobile” with its standards-based IP at the heart of Mobile SoCs. Arasan’s high-quality, silicon-proven, Total IP Solutions include digital IP, AMS PHY IP, Verification IP, HDK, and Software. Arasan has a focused product portfolio targeting mobile SoCs to Automobiles, Drones, and IoT. Arasan Chip Systems, a contributing member of the MIPI Association since 2005 for mobile storage and mobile connectivity interfaces with over a billion chips shipped with our MIPI IP.
|
Arasan Chip Systems Hot IP
Related News
- Arasan refreshes its Total USB IP Solution with its next generation of USB 2.0 PHY IP
- Arasan Chip Systems announces its 2'nd Generation Sureboot QSPI IP
- Arasan Announces it's 2'nd Generation MIPI C-PHY / D-PHY IP Combo Core for C-PHY v1.2 Specifications
- Arasan Chip Systems Presents MIPI D-PHY, M-PHY and USB 2.0 IP at the 51st DAC
- Arasan Chip Systems Announces Industry First Universal Flash Storage 2.0 Total IP Solution
Breaking News
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
- MIPI Alliance Announces Board Leadership Appointments
- Alphawave Semi Q4 2024 Trading and Business Update
- ST-GloFo fab plan shelved
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- YorChip announces patent-pending Universal PHY for Open Chiplets
E-mail This Article | Printer-Friendly Page |