Riviera-PRO Supports OpenCPI for Heterogeneous Embedded Computing of Mission-Critical Applications
Henderson, NV – June 1, 2022 – Aldec, Inc., a pioneer in mixed HDL language simulation and hardware-assisted verification for FPGA and SoC designs, is supporting Open Component Portability Infrastructure (OpenCPI) with the latest release of Riviera-PRO (release version 2022.04).
OpenCPI is an open-source software framework and methodology for developing and executing component-based applications on heterogeneous embedded systems that target multiple processor types such as FPGA, GPU, DSP and general-purpose processor (GPP), connected by several interconnect technology types such as PCIe, AXI, Avalon, Ethernet, and Aurora.
The components are implemented and written in the language commonly used for the target hardware to achieve the highest performance. Thus, components targeting GPPs are implemented and written in C/C++, FPGAs in VHDL/Verilog, and GPUs in OpenCL, unlike competing frameworks that use compilers that are not optimized for the targeted technology.
OpenCPI is beneficial to mission-critical applications that have strict size, weight and power (SWaP) constraints which often require technology agility and diversity over time. OpenCPI also helps with code portability and reusability by providing the APIs, software modules and IP cores that abstract the complexities of the underlying hardware platform away from the application developer.
OpenCPI has evolved through a succession of several Independent Research and Development (IR&D) and Department of Defense (DoD) funded projects that started in early 2000, where the core motivation was to apply component-based development (CBD) to real embedded applications.
Riviera-PRO, as an HDL platform within OpenCPI, has been rigorously tested through its continuous integration (CI) pipelines and has been merged into the main development branch. Riviera-PRO supports full compilation, simulation and advanced debugging of HDL primitives, libraries and cores within the OpenCPI environment. Multiple instances of Riviera-PRO can run in parallel to simulate various components of a distributed embedded system.
“Our customers requested support for OpenCPI, and we stepped up to the challenge,” said Louie De Luna, Director of Marketing at Aldec. “We look forward to working with the OpenCPI community as they adopt new-generation FPGAs and interconnects, and scale to multi-core SoC processing. As the leading EDA tool provider for VHDL simulation, we’re also excited to learn new use cases from the OpenCPI community as they adopt the newly added VHDL constructs available in VHDL-2019 LRM.”
CNF Technologies is the OpenCPI open-source project manager and is excited to welcome Aldec and Riviera-PRO to the OpenCPI-enabled family of developers and tools. CNF can assist device, tool, and application developers enable their products to take advantage of OpenCPI and reach new users and customers. For information, contact the CNF OpenCPI team at opencpi@cnftech.com.
Riviera-PRO 2022.04 is now available for download and evaluation.
About Riviera-PRO™
Riviera-PRO™ addresses verification needs of engineers crafting tomorrow’s cutting-edge FPGA and SoC devices. The tool enables the ultimate testbench productivity, reusability, and automation by combining the high-performance simulation engine, advanced debugging capabilities at different levels of abstraction, and support for the latest Language and Verification Library Standards.
About Aldec
Established in 1984, Aldec is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, SoC and ASIC Prototyping, Design Rule Checking, CDC Verification, IP Cores, High-Performance Computing Platforms, Embedded Development Systems, Requirements Lifecycle Management, DO-254 Functional Verification and Military/Aerospace solutions. www.aldec.com
|
Related News
- Aldec's TySOM Family of Embedded System Development Solutions Now Supports Xilinx PYNQ (Python Productivity for Zynq)
- Tensilica Joins HSA Foundation to Help Establish Standards for Embedded Heterogeneous Computing
- Synthara Raises Over USD 11M to expand the embedded computing market and enable AI applications
- Fraunhofer IIS/EAS Selects Achronix Embedded FPGAs (eFPGAs) to Build Heterogeneous Chiplet Demonstrator
- Think Silicon to Showcase its Latest Ultra-Low-Power Graphics and AI Solutions for Edge Computing at Embedded World 2023
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |