Agile Analog signs first Chinese licensee for its analog IP
Cambridge, UK -- June 8, 2022 -- Agile Analog™, the analog IP innovators, has signed its first licensee in China. “We opened our APAC regional sales and engineering office in January this year,” said Barry Paterson, Agile Analog’s CEO. “We thought that there would be a big demand for our unique analog IP solutions in the Asia-Pacific region and so we are delighted to have signed our first license for the region in just a couple of months. Key to the deal is us having local support for the customer to provide immediate answers to any engineering questions.”
The customer will be using a set of Agile Analog IP in its new SSD Controller chip. This includes Bandgap Voltage Reference, Power On Reset, Digital Temperature Sensor and IR-Drop Detector. “Having these in a ready-to-use, drop-in form that exactly meets the required specifications enabled the customer to shorten the time to market compared to alternative solutions, which have to be custom made,” added Lisa Yang, who heads up the APAC operations. “Our ability to shortening product development times makes a huge difference in today’s competitive market, particularly in China where the competition with rivals is fierce. BOM costs is another area where we help customers as we can bring analog functions, which are normally handled by discrete components, onto the ASIC to save costs.”
Traditionally, analog IP blocks have to be manually redesigned for each application and process technology but Agile Analog has a unique way to automatically generate analog IP to exactly meet the customer’s specifications and process technology. Called Composa™, it uses tried and tested analog IP circuits that are in the company’s Composa library. Effectively, the design-once-and-re-use-many-times model of digital IP now applies to analog IP for the first time. As the analog IP circuits in the Composa library have been extensively tested and used in previous designs, and are fully validated every time they are generated, this gives a similar level of reassurance to the digital IP world’s ‘silicon-proven’.
About Agile Analog Ltd.
Analog IP needs to be different for each design. That is why Agile Analog™ has made a new way of doing things, conceived by some of the best minds in the industry. We provide a wide range of analog IP that is customised to your needs quickly, to a higher quality, and on any semiconductor process. Contact us at www.agileanalog.com to find out more.
|
Related News
- Agile Analog announces MoU to support new Southern Taiwan IC Design Industry
- Raaam signs lead licensee for SRAM replacement technology
- Agile Analog delivers customizable IP on GlobalFoundries' FinFet and FDX processes
- Agile Analog delivers first full always-on IP subsystem
- Agile Analog's Christelle Faucon: "Diversity and Equality Are Critical"
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |