OIF Releases Common Electrical I/O 5.0 Implementation Agreement
FREMONT, Calif., June 8, 2022 — OIF, where the optical networking industry’s interoperability work gets done, has published a new Implementation Agreement (IA) for Common Electrical I/O (CEI) 5.0 specifying the next generation of 112Gb/s electrical interconnects. The IA specifies transmitter, receiver and channel requirements associated with Extra Short Reach (XSR), Medium Reach (MR) and Long Reach (LR) interfaces for multi-chip-module, chip-to-chip, and high-speed backplane applications.
“This IA marks a new generation of specifications for 112G interfaces,” said Klaus-Holger Otto, Nokia and OIF Technical Committee Chair. “It is a continuation of OIF’s proud history of adding next-generation data rates that enable broad interconnect solutions and are critical building blocks for several industry standards and platforms.”
“These new data rate specifications will enable applications including backplane, chip-to-chip, and die-to-die interfaces within a package,” said David Stauffer, Kandou Bus and Chair of OIF’s Physical and Link Layer (PLL) Working Group. “And, it enables multiple applications, such as co-packaged optics. Definitions of interfaces within co-packaged die are unique to this IA and OIF’s work.”
About OIF
OIF is where the optical networking industry’s interoperability work gets done. Building on nearly 25 years of effecting forward change in the industry, OIF represents the dynamic ecosystem of 130+ industry leading network operators, system vendors, component vendors and test equipment vendors collaborating to develop interoperable electrical, optical and control solutions that directly impact the industry’s ecosystem and facilitate global connectivity in the open network world. Connect with OIF at http://www.oiforum.com.
|
Related News
- OIF Marks 25th Anniversary, Launches New Physical & Link Layer Working Group Electrical Project and Adds 112G VSR Clause to CEI 5.0 IA at Q1 Technical and MA&E Committees Meeting
- Certus Semiconductor releases I/O library in TowerJazz's 65nm process
- OIF Unveils CEI-112G-XSR+-PAM4 Extended Extra Short Reach Implementation Agreement, Paving the Way for Advanced Interconnectivity
- Sofics releases Analog I/O's and ESD clamps for TSMC N5 process
- Sofics releases pre-silicon analog I/O's for high-speed SerDes for TSMC N5 process technology
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |