ETSI and MIPI Alliance Announce Incorporation of MIPI I3C Basic into ETSI Smart Secure Platform
PISCATAWAY, N.J., and SOPHIA ANTIPOLIS, FRANCE -- June 30, 2022—The MIPI Alliance, an international organization that develops interface specifications for mobile and mobile-influenced industries, and ETSI Technical Committee Secure Element Technologies (TC SET) today announced the adoption of the I3C Interface for SSP (TS 103 818) specification, allowing the MIPI I3C Basic specification to serve as a physical and logical link layer for the ETSI Smart Secure Platform (SSP). The I3C Interface for SSP joins the family of specifications that underpin the ETSI SSP, the next-generation platform for Universal Subscriber Identity Module (USIM) and Secure Elements to meet new market requirements driven by emerging Internet of Things (IoT), 5G and other security-sensitive applications.
The use of the MIPI I3C Basic bus specification provides the ETSI SSP with a multitude of benefits, such as higher data rate, flexible and efficient information exchange, and strong integration of SSP in connected devices—all while decreasing power consumption.
Ad |
MIPI I3C Controllers - Dual Role Master; APB I3C Slave, Generic I3C Slave I3C Host Controller MIPI I3C controller delivers high bandwidth and scalability for integration of multiple sensors |
The ETSI SSP is a highly secure, scalable and, thus, cost-efficient solution optimized to fit many requirements of security-sensitive market sectors, from 5G/6G network authentication and IoT applications, up to complex solutions. The SSP specifications define an open platform for multiple applications with various physical interfaces and form factors, a new flexible file system, and built-in capabilities to support several authentication methods, as well as features such as toolkit or a contactless interface defined for the Universal Integrated Circuit Card (UICC). ETSI SET has already published six technical specifications and two test specifications related to SSP.
The I3C Interface for SSP (TS 103 818) adds I3C Basic as one of the possible physical interfaces, in addition to I2C, SPI and ISO 7816. The I3C Basic interface will allow faster communication, a much-simplified transfer of data (especially for longer sequences), a robust data error detection and recovery mechanism, and device-discovery capability. Thanks to the multidrop configuration of the MIPI I3C Basic bus, the SSP will become accessible to all devices connected to the bus that can benefit from security services that the SSP may offer.
“The definition of I3C as a new additional interface to the Smart Secure Platform will greatly help the adoption of the SSP as the new standard secure platform for mobile devices,” says Denis Praca, chair of the ETSI TC SET. “MIPI I3C Basic's capabilities and wide adoption, added to the power and flexibility of the SSP, offer the right combination for being the successor to the UICC.”
Originally introduced in 2016, MIPI I3C is a scalable, medium-speed, utility and control bus interface designed as the successor to I2C. The MIPI specification incorporates key attributes of the traditional I2C and SPI interfaces to provide a unified, high-performing, very-low-power solution for connecting peripherals to a processor in a wide range of applications, including mobile, IoT, server environments and automotive applications. In these ways, I3C delivers a robust, flexible upgrade path for I2C and SPI implementers. Bundling the features most commonly needed by developers and other standards organizations, MIPI I3C Basic is a publicly available subset of the full I3C specification that also has been adopted in JEDEC's Sideband Bus and DDR5 standards.
“MIPI Alliance is very pleased that ETSI TC SET has chosen to adopt I3C Basic as one of the possible interfaces of the SSP. This is a major milestone for industry adoption, as well as significant recognition of I3C Basic’s differentiating characteristics—reduced pin count and signal paths, high performance, low power and EMI (electromagnetic interference), and backward compatibility with I2C,” said Sanjiv Desai, chair of MIPI Alliance. “The I3C and I3C Basic specifications are the result of extensive multi-year industry collaboration, and they continue to be enhanced to meet the needs of liaison organizations and their respective ecosystems.”
About ETSI
ETSI provides members with an open and inclusive environment to support the development, ratification and testing of globally applicable standards for ICT systems and services across all sectors of industry and society. As a non-profit body, it has more than 950 member organizations worldwide, drawn from 64 countries and five continents. The members comprise a diversified pool of large and small private companies, research entities, academia, government, and public organizations. ETSI is officially recognized by the EU as a European Standards Organization (ESO). For more information, please visit https://www.etsi.org/.
About MIPI Alliance
MIPI Alliance (MIPI) develops interface specifications for mobile and mobile-influenced industries. There is at least one MIPI specification in every smartphone manufactured today. Founded in 2003, the organization has over 350 member companies worldwide and more than 15 active working groups delivering specifications within the mobile ecosystem. Members of the organization include handset manufacturers, device OEMs, software providers, semiconductor companies, application processor developers, IP tool providers, automotive OEMs and Tier 1 suppliers, and test and test equipment companies, as well as camera, tablet and laptop manufacturers. For more information, please visit www.mipi.org.
|
Related News
- Update to Royalty-Free MIPI I3C Basic Utility and Control Bus Specification Boosts Speed and Flexibility
- MIPI Alliance Releases I3C Basic Interface Specification for Widespread Implementation in Mobile and Beyond
- CAST Adds I3C Secondary Controller Core to MIPI IP Product Line
- CAST Releases MIPI I3C Basic Slave Controller IP Core
- MIPI Alliance Opens Access to its MIPI I3C Sensor Interface Specification
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |