Morpho Technologies delivers software programmable WCDMA chip-rate processing solution for infrastructure applications
Dallas, TX, March 31, 2003 - Morpho Technologies successfully demonstrated and delivered the MS1-16 reconfigurable Digital Signal Processor (rDSP) in 0.13micron CMOS to Motorola - Semiconductor Products Sector, a global leader in providing integrated communications solutions. Morpho Technologies will exhibit and demonstrate at the GSPx & International Signal Processing Conference, March 31 through April 3rd. The Morpho Technologies' MS1-16 rDSP provides a software programmable SoC core for implementation of the chip-rate processing portion of WCDMA for infrastructure applications. The MS1-16 rDSP combines a unique group of hardware and software capabilities enabling customers to have a completely programmable WCDMA baseband processing solution.
The MS1-16 rDSP Core, now available in test silicon, meets the needs of both current and emerging wireless demands for base stations by allowing customers to rapidly develop and launch new products featuring the latest algorithms supporting 2G, 2.5G, and 3G standards. Morpho Technologies' fully software programmable solution provides a platform that allows infrastructure chipset and equipment manufacturers to remotely deploy upgrades as standards evolve and new software becomes available.
The MS1-16 rDSP Core joins the previously released MS1-64 rDSP Core, both of which are currently available to customers as soft IP cores as well as functioning in silicon within the Morpho Technologies Development Systems. The MS1 rDSPs are multiple element processing arrays designed to provide processing capacity required by infrastructure and portable designs that implement multiple data processing applications. Example applications include WCDMA/CDMA, GSM/GPRS/EDGE, 802.11, GPS, MPEG, JPEG, voice, and audio.
As applications evolve, off-chip software modifications eliminate the need for new ASIC devices. The result is a significant reduction in design time as well as a risk reduction in making chips. With the new technologies from Morpho Technologies, portable device and infrastructure manufacturers can build products and know they can easily be upgraded and modified, even if it has to sit in inventory for a while.
"The MS1 rDSP supports the rapid implementation of applications as well as the on-the-fly switching between applications," comments Todd Nash, Vice President, Business Development, Morpho Technologies. "For example, the MS1 allows for the dynamic switching between data and voice channel processing for infrastructure systems without the need for separate signal processing paths in silicon, thereby significantly reducing silicon area, cost, and power consumption"
|
Related News
- Synopsys and Morpho Collaborate to Accelerate Deep Learning Processing for Embedded Vision Applications
- New Tensilica Partner Morpho, Inc Offers Image Processing Software For Mobile Devices
- CPU Tech and IBM Collaborate on New Class of Semiconductor Devices; Acalis(TM) Programmable Semiconductor Devices add Flexibility, Capacity and Software Compatibility to Multi-Core Processing Solutions
- Morpho Technologies Introduces Integrated WiMAX System Solution; Licensable Hardware and Software IP Solution Delivers up to a 21-Month Advantage in Time-to-Market
- Motorola Showcases Programmable and Cost Effective Alternative for Wireless Infrastructure Signal Processing
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |