MIPI UniPro v2.0 Doubles Peak Data Rate and Delivers Greater Throughput and Reduced Latency for Flash Memory Storage Applications
Major update to UniPro specification delivers enhancements to support next-generation JEDEC UFS 4.0 standard
PISCATAWAY, N.J., July 27, 2022—The MIPI Alliance, an international organization that develops interface specifications for mobile and mobile-influenced industries, today announced a significant update to its versatile, application-agnostic MIPI UniPro transport layer for chip-to-chip/interprocessor communication (IPC) applications in traditional and modular device architectures. Version 2.0 of the specification adds key features to double the data rate, while offering greater throughput and reduced latency particularly required by today’s most demanding flash storage applications.
First introduced in 2007, MIPI UniPro has been incorporated into multiple versions of the JEDEC Solid State Technology Association's Universal Flash Storage (UFS) standard as its transport and link layers, along with MIPI M-PHY serving as its physical layer, to connect memory components. Such components can be deployed in a variety of products, including smartphones, drones, action cameras, consumer devices, tablets and mobile computing products, as well as infotainment platforms and telematics hubs in automotive systems. JEDEC's forthcoming UFS 4.0 standard will take advantage of the enhancements in UniPro v2.0, as well as those in M-PHY v5.0, which was released in late 2021. Both MIPI specifications were developed in collaboration with JEDEC UFS developers.
“The JEDEC UFS standard is a high-performance interface designed for use in flash storage applications where speed and power consumption must be optimized. Given these requirements, JEDEC UFS continues to leverage the industry-leading M-PHY and UniPro specifications from the MIPI Alliance to form its interconnect layer,” said Mian Quddus, JEDEC chairman. “The enhancements delivered in MIPI UniPro v2.0 were developed to help keep the manufacturers and suppliers that rely on UFS at the cusp of microelectronics innovation.”
UniPro v2.0 adds new capabilities for high-speed serial line communication and support for simultaneous, high-bandwidth transactions. Added features in v2.0 include:
- Support for the MIPI M-PHY v5.0 "High Speed Gear 5" (HS-G5) – The UniPro protocol is deployed on MIPI M-PHY at the physical layer to optimize throughput, system performance and service quality. UniPro v2.0 uses M-PHY HS-G5 to increase bandwidth to 23.32 Gigabits per second (Gbps) per lane and per direction—twice that of the previous UniPro v1.8 specification—to satisfy the memory storage ecosystem’s growing data rate requirements.
- Increased payload length – Boosting the UniPro L2 layer packet payload length from 272 to 1144 ensures decreased protocol overhead with increased link speed, resulting in improved throughput for storage applications.
- High-speed linkup – Latency in completing a link (or “stack boot”) in storage applications is decreased by up to about 8 milliseconds in v2.0.
In addition, UniPro v2.0 simplifies integration for application designers by removing features such as lower speeds that largely have fallen out of use among the UFS industry. With the elimination of those features, UniPro v2.0 is compatible with the previous version, v1.8. The specification’s conformance test suite (CTS) is also being updated to account for the new features in v2.0.
“The revisions in MIPI UniPro v2.0 were driven by the real-world needs—higher bandwidth and data rates, greater efficiency, reduced latency and minimized verification, validation and testing cycles—requested by designers from across the flash storage ecosystem,” said Sanjiv Desai, chair of MIPI Alliance. “Over the years, UniPro has proven to be both mature yet flexible enough to evolve for diverse and new architectures. We will continue to innovate the specification through ongoing collaboration with the JEDEC UFS community.”
About MIPI Alliance
MIPI Alliance (MIPI) develops interface specifications for mobile and mobile-influenced industries. There is at least one MIPI specification in every smartphone manufactured today. Founded in 2003, the organization has over 350 member companies worldwide and more than 15 active working groups delivering specifications within the mobile ecosystem. Members of the organization include handset manufacturers, device OEMs, software providers, semiconductor companies, application processor developers, IP tool providers, automotive OEMs and Tier 1 suppliers, and test and test equipment companies, as well as camera, tablet and laptop manufacturers. For more information, please visit www.mipi.org.
|
Related News
- MIPI M-PHY Update Doubles Peak Data Rate for Next-Generation Flash Memory Storage Applications
- MIPI Alliance Releases A-PHY v2.0, Doubling Maximum Data Rate of Automotive SerDes Interface To Enable Emerging Vehicle Architectures
- MIPI D-PHY v3.0 Doubles Data Rate of Physical Layer Interface While Extending Power Efficiency
- MIPI Alliance Releases New MIPI M-PHY v4.0 Specification, Achieving a Peak Transmission Rate of Nearly 12 Gbps
- MIPI UFS Controller, MIPI Unipro Controller and MIPI M-PHY IP Cores available in different Fabs and Nodes for all High-density Flash Storage applications in advanced SoCs
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |