Imec researchers at Ghent University and Nokia Bell Labs work to debut key building block for the deployment of 100G PON networks
LEUVEN, Belgium -- SEPTEMBER 22, 2022 — At this week’s European Conference on Optical Communication (ECOC), researchers from IDLab (an imec research group at Ghent University and the University of Antwerp, Belgium) and Nokia Bell Labs presented the first upstream linear burst-mode transimpedance amplifier (TIA) chip that accommodates 50 Gbit/s NRZ and 100 Gbit/s PAM-4 modulation. The chip enables optical line terminals (OLTs) to cope with upstream packets’ varying signal strength and quality degradation; effects that are compounded by the very high speeds at which next-generation passive optical networks (PONs) operate. This novel TIA chip will be critical to making next-gen flexible PON deployments (and 100G PON networks in particular) technically and economically viable.
Passive optical network (PON) technology brings high-speed broadband to residential and business subscribers, while supporting services such as (5G) mobile fronthaul/backhaul.
PON networks are characterized by a tree-like network topology that allows to serve multiple customers with a common strand of fiber connected to a single optical line terminal (OLT) in the operator’s central office. This makes for a cost-effective deployment scenario, but it also impacts how packets travel the network: downstream traffic is sent over the network continuously, while upstream traffic is transmitted in bursts (within allocated time slots, preventing collisions).
With 10G PON sales skyrocketing and the first 25G PON solutions being commercially introduced, PON technology is evolving rapidly. Still, especially in the upstream direction, several challenges remain to be addressed before next-gen (50G and 100G) PONs can be rolled out.
Optimizing upstream packets’ signal strength quickly and dynamically
Upstream packets arriving at an OLT’s receiver may exhibit a large dynamic range of optical powers. This is due to the differential path loss of the optical distribution network, as well as the variation in optical network terminal (ONT) transmitters’ launch powers. Secondly, the distance between an OLT and its ONTs is a determining factor too (ranging anywhere between a few hundreds of meters, up to a few tens of kilometers).
“As those effects are compounded even further by the high speeds at which next-gen PONs operate, it will be crucial to make sure that all packets arriving at the OLT end up having roughly the same signal strength. Moreover, this must be done with minimal overhead – i.e. no more than a few tens of nanoseconds,” says Gertjan Coudyzer, senior researcher in analog/mixed signal IC design at IDLab, an imec research group at Ghent University and the University of Antwerp (Belgium). “Our novel chip does exactly that, allowing us to use each packet – and the network as a whole – to the fullest, maximizing its speed, reach and throughput.”
Presenting the world’s first upstream linear burst-mode TIA chip, accommodating 50 Gbit/s NRZ and 100 Gbit/s PAM-4 modulation
Gertjan Coudyzer: “During our experiments, we have been able to validate the chip’s linear burst-mode operation; a linearity not only enabling signal equalization, but also paving the way for PAM-4 as a future PON modulation format – doubling the bitrate compared to the use of NRZ. This world’s first is a breakthrough to facilitate the future roll-out of large-scale 100G PONs.”
“Rolling out a fiber network is a huge investment. Once it has been deployed, operators want to leave their network untouched for at least a couple of decades. Today’s announcement confirms that operators’ networks are future-ready, and capable of supporting higher bandwidths should the need for that arise,” adds Peter Ossieur, program manager high-speed transceivers at IDLab. “Going forward, we are looking at the ITU-T to pick up our development and include it in their standardization efforts.”
“The demonstration of our burst-mode transimpedance amplifier chip, resulting from fruitful and long-standing collaboration with imec, re-confirms Nokia’s technical leadership in higher speed passive optical networks,” stated Tod Sizer, Optical System and Device Lab Leader, Nokia Bell Labs. “The results are timely, as targets for 50G upstream PON are being defined in ITU G.9804. Thanks to its linearity, the TIA chip also supports 100G flexrate PON using higher order modulation.”
The TIA chip is fabricated in a 0.13 μm SiGe process. It comes with a power consumption of 275 mW (on average) from a 2.5 V supply. Its total settling time is well under 150 ns, meeting the typical PON target preamble time.
The ever-growing distance between end users and the central office
“Future challenges will continue to be closely linked to the (growing) distance between end users and the central office – as telecom operators try to expand their customer base to more rural areas. Hence, strategies to flexibly provide different customers with different PON flavors from the same OLT will continue to gain momentum, requiring new digital signal processing approaches, updates to the optical receivers, and the development of increasingly linear circuits. Those are exactly the topics that rank highly on our research agenda; topics on which we continue to welcome the input and involvement of partners,” Peter Ossieur concludes.
This work is supported by the VLAIO project SPIC (HBC.2020.2197).
|
Related News
- How Arm Total Design is built around 5 key building blocks
- Astera Labs Accelerates PCI Express 5.0 System Deployment in Collaboration with Intel and Synopsys
- Arm and Vodafone Commit to Work Together to Simplify Internet of Things (IoT) Deployment
- Imec Reports World-Class Low-Power IP Blocks for 5G
- Neowine selects Barco Silex public key cryptography IP as most efficient hardware block
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
E-mail This Article | Printer-Friendly Page |