First RISC-V laptop uses Alibaba TH1520 SoC
By Nitin Dahad, embedded.com (October 14, 2022)
A project led by RISC-V International with DeepComputing and Xcalibyte has resulted in the first RISC-V laptop. We take a look at the chip behind the laptop and the people behind the project.
Earlier this month RISC-V International announced that ROMA, claimed to be the world’s first native RISC-V development laptop, is powered by Alibaba T-Head’s TH1520 system-on-chip (SoC). The first 100 premium versions of ROMA will be delivered this year, and production is expected to ramp up to 1,000 units in Q1 2023.
The TH1520 SoC was developed by Alibaba Group’s chip development business T-Head and is based on the latter’s Wujian 600 chip development platform, which has been tailored specifically for developing edge SoCs. According to Alibaba, its enhanced CPU capability and heterogeneous architecture enables high-performance embedded and edge products, including home robots, medical imaging and video conferencing. It also includes an optimized software stack to help speed up the roll-out of products to the market. Available for licensing, the platform aims to aid global developers by reducing the development costs and shortening the design cycle of chips, which the company said makes the mass production of RISC-V based high-performance SoCs a reality.
E-mail This Article | Printer-Friendly Page |
Related News
- Arteris and MIPS Partner on High-Performance RISC-V SoCs for Automotive, Datacenter and Edge AI
- DeepComputing and Andes Technology Partner to Develop the World's First RISC-V AI PC with 7nm QiLai SoC, Featuring Ubuntu Desktop
- Rivos Selects Andes NX45 for Control Functions in Upcoming High-Performance RISC-V SoC
- SiFive and Arkmicro Accelerate RISC-V Adoption in Automotive Electronics with SiFive's Automotive IP for the High-end SoC Market
- ESWIN Computing Pairs SiFive CPU, Imagination GPU and In House NPU in Latest RISC-V Edge Computing SoC
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models