DDR2/DDR3/DDR3L/LPDDR/LPDDR2/LPDDR3 6 in one combo IO with auto calibration - 40nm LL
VSIA Merges IV, AMS and SI Development Working Groups into Implementation DWG
Raminderpal Singh, appointed Implementation DWG Chair
Los Gatos, Calif. – April 7, 2003 – The VSI Alliance (VSIA) today announced the strategic merger of the activities of the Implementation/Verification (I/V), Analog Mixed-Signal (AMS), and Signal Integrity (SI) development working groups (DWGs) into the new Implementation DWG.
Raminderpal Singh, Senior Engineering Manager for the IBM Microelectronics Division and previously the co-chairman of the AMS DWG has been elected to the position of chairman of the Implementation DWG. Singh will spearhead the plan to develop a more streamlined, cohesive approach to developing physical implementation guidelines for IP providers.
"As process technologies scale, the need for thorough technical and up-to-date IP guidelines becomes critical to SoC design success," said Singh. "The alignment of the mature documents from AMS, SI and I/V DWGs is designed to assist the IP provider in the design and packaging of advanced digital and analog IP."
The mission of the Implementation DWG is to solve two major problems facing the industry today: 1) to bring together all the needed pieces for analog and digital IP core design in a timeto- market intensive SoC market; and 2) to provide a forum that encourages strong growth into critical areas, such as IP portability and migration. VSIA is ideally suited to provide the needed technical details for these areas, having both the experience and skill set, as well as the knowledgebase from already-developed standards and specifications.
"This new phase in the development work is a natural and significant step, and it brings together mature specifications and standards work already available," said Larry Rosenberg, Vice President of Engineering for VSIA. "By combining the efforts of all three DWGs into one DWG, we will consolidate our total resources while delivering a more comprehensive set of documents."
About VSIA
The VSI Alliance (VSIA) is an open, international organization dedicated to improving the productivity of System-on-Chip (SoC) development by specifying open standards and specifications that facilitate the integration of software and hardware Intellectual Property (IP) from multiple sources and by identifying and providing solutions to the business barriers that inhibit adoption of standards. The VSIA membership includes representatives from all segments of the SoC industry: System houses, Semiconductor vendors, Electronic Design Automation (EDA) companies, and Intellectual Property (IP) providers. Many companies have adopted the use of VSIA specifications, standards and documents. VSIA has wide industry participation with more than 120 member companies from around the world. Membership is open to any company with an interest in the development and promotion of open standards used in the design of SoC. For more information, visit the VSIA web site at www.vsi.org. Adoption of VSIA Specifications and Standards
Editor's Notes: VSI Alliance is a trademark of the Virtual Socket Interface Alliance, Inc.
Related News
- iWave unveils the implementation of ARINC 818-2 IP Core in next-generation Combat Aircraft, designed by the Aeronautical Development Agency (ADA), Bangalore, India
- Mixel Silicon-Proven MIPI IP Integrated Into ams OSRAM Mira Image Sensor Family Products Enabling Rapid Development of New Systems
- Global Unichip Corporation and Flex Logix Achieve First-Time Working Silicon on Joint ASIC Development Using EFLX Embedded FPGA (eFPGA) IP
- UltraSoC donates RISC-V trace implementation to enable true open-source development
- Cadence Innovus Implementation System Speeds Development of New Realtek DTV SoC Solution
Breaking News
- PQShield launches UltraPQ-Suite for deeply specialized implementations of post-quantum cryptography
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
- BrainChip Extends RISC-V Reach with Andes Technology Integration
- Cadence and TSMC Advance AI and 3D-IC Chip Design with Certified Design Solutions for TSMC's A16 and N2P Process Technologies
- Synopsys and TSMC Usher In Angstrom-Scale Designs with Certified EDA Flows on Advanced TSMC A16 and N2P Processes
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |