Floadia Announces MTP IP without extra Mask Available on 55nm
Tokyo, Japan -- Oct 31st, 2022 – Floadia Corporation (Floadia), a leading provider of embedded non-volatile memory intellectual property (IP) announces that its high-quality Multi-Time Programmable memory IP (MTP) is now available on the 55nm process platform with the product name “ZT”, which is capable of 10 years data retention at 85 degrees Celsius.
Traditionally, MTP IP without extra masks is fully compatible with standard logic processes. In general, such MTP can only be enabled at process node with the oxide thickness thicker than 100 Angstroms. However, such traditional MTP developments face challenges in sustaining good reliability due to oxide thickness scaling along with process migration. As process nodes move beyond 55nm, it becomes very difficult to develop reliable MTP due to thin oxides that cannot sustain good data retention. Despite such difficulties, MTP of small density will be all-time requirements. Applications in sub-55nm process geometries that require very small MTP densities for code storage are forced to switch to eflash IP, typically requiring more than 10 additional masks, driving up the overall chip cost. By adopting special cell layout and design technics, Floadia's ZT can achieve 10 years data retention at 85 degrees Celsius after 10,000 program/erase cycles without adding any additional mask and is now available on 55nm platform at one major foundry headquartered in China.
Floadia ZT has already been adopted by Japanese IDM and foundries for a variety of automotive applications including drive line system, pressure sensor, motor driver and engine control system chip. The newly unveiled ZT IP on the 55nm process platform is a 1kbit macro, and is a good fit for consumer applications to replace external discrete EEPROM components. By adopting ZT IP instead of having discrete EEPROM component, it can increase the chip integration level, reduce the BOM cost and PCB size, and create compact form factor. In the meantime, ZT uses the FN tunneling methodology to achieve low power consumption during the program and erase operations. ZT has also been adopted by a Chinese chip maker for its smart lighting product planned to be market-ready in 2023.
About Floadia
Floadia was established in 2011 and a spin-out of experienced engineers who were developing embedded non-volatile memory at Hitachi/Renesas for more than 20 years. Floadia licenses its intellectual property (IP), including manufacturing process and circuit designs, necessary for the embedded memory production. Floadia’s development team comprises not only circuit designers but also engineers with expertise in the manufacturing process. Currently Floadia has over 200 patents, filed and pending.
|
Floadia Corporation Hot IP
Related News
- ACTT's Complete IoT Solution Now Available on SMIC 55nm eFlash Platform
- Faraday's PowerSlash IP Now Available on UMC's 55nm Ultra-Low-Power IoT Platform
- MerlinTPS Partners with Bluespec to Provide Urgently Needed GPS Augmentation and Backup Without Satellites
- CFX announces commercial availability of low cost automotive grade SonoS based charge trapping EFlash/MTP technology on 90nm BCD process
- Zhuhai Chuangfeixin: OTP IP Based on 55nm High-Voltage Process Successfully Qualified for Listing
Breaking News
- EXTOLL collaborates with BeammWave and GlobalFoundries as a Key SerDes IP Partner for Lowest Power High-Speed ASIC
- Celestial AI Announces Appointment of Semiconductor Industry Icon Lip-Bu Tan to Board of Directors
- intoPIX and EvertzAV Strengthen IPMX AV-over-IP Interoperability with Groundbreaking JPEG XS TDC Compression Capabilities at ISE 2025
- TeraSignal Demonstrates Interoperability with Synopsys 112G Ethernet PHY IP for High-Speed Linear Optics Connectivity
- Quadric Opens Subsidiary in Japan with Industry Veteran Jan Goodsell as President
Most Popular
- Certus releases radiation-hardened I/O Library in GlobalFoundries 12nm LP/LP+
- Mixel Announces the Opening of New Branch in Da Nang, Vietnam
- intoPIX and Nextera-Adeas Announce Latest IPMX Demo Design with JPEG XS on Compact FPGAs at ISE 2025
- EXTOLL collaborates with BeammWave and GlobalFoundries as a Key SerDes IP Partner for Lowest Power High-Speed ASIC
- Codasip and RED Semiconductor Sign Memorandum of Understanding to Develop AI Acceleration Technologies
E-mail This Article | Printer-Friendly Page |