Embrace the new age of ultra-high-definition multimedia with HDMI 2.0 Rx PHY IP Cores in 12FFC process technology with matching controller
November 21, 2022 -- T2M-IP, the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce its HDMI 2.0 Rx PHY IP cores, Silicon Proven in 12FFC process technology along with matching Controller IP Cores available immediately for licensing. The HDMI 2.0 Rx IP cores provides a best-in-class Receiver functionalities for a lossless display interface in ultra-high-definition multimedia SoCs.
This HDMI 2.0 Rx PHY IP Cores in 12FFC with matching Controller IP cores confirms with HDMI standard version 2.0b and offers a full HDMI receiver capability. It is made up of two modules: a link module and a physical layer (PHY). The link module is implemented as a synthesizable soft IP core, whereas the PHY IP core is fully compatible with DVI receiver and implemented as a hard IP based on 28HPC+ CMOS logic process. The transmission of audio-visual material is secured by an integrated HDCP (High-bandwidth Digital Content Protection) encryption.
Keeping up with the ever-increasing demands for better Audio-Video technologies, the 12nm FFC technology of the HDMI 2.0 Rx PHY IP cores has a wide range of channel speeds up to 6.0Gbps. HDMI 2.0 Rx PHY IP cores in 12FFC supports HDCP 2.2/HDCP 1.4 along with CEA-861F/VESA DMT up to 4K x 2K resolution. The layered architecture of the PHY enables 3D formats (Frame packing/Side by Side Half/Top & Bottom) for a truly next-Gen experience. Embracing a new age of Displays the HDMI 2.0 PHY IP cores are also able to support Deep Color Mode at 24, 30, and 36 bit per pixel with a programmable color space converter that includes BT601/709/2020(NonConst)/RGB/xvYCC. Boasting adjustable analog characteristics, the IP Cores provides access to I2S, S/PDIF and DSD audios over a 1.8V/0.9V power supply.
The HDMI 2.0 Rx Controller IP cores provide a synthesizable design that is easily integrated into any SoC and supports a variety of host bus interfaces enabling a, perfect Link Layer and PHY integration. With a full HDMI sink functionality compatible with DVI and Dual-Link DVI Standards, the Link layer is able to support Variable Refresh Rate (VRR), Fast Vactive (FVA), Forward Error Correction (FEC) and display data channel (DDC) for a smooth and effective sync with the 12FFC process technology PHY.
With multiple licenses and mass productions, the HDMI 2.0 Rx PHY IP and Controller IP Cores has been used in the semiconductor industry’s Multimedia devices such as Televisions, Personal Computers, Virtual Ad Boards, Automotive, and other Consumer Electronics….
In addition to HDMI 2.0 Rx PHY and Controller IP Cores, T2M ‘s broad silicon Interface IP Core Portfolio includes USB, PCIe, Serial ATA, HDMI, Display Port, MIPI, DDR, programmable SerDes, SD/eMMCs, 1G Ethernet and many more Controllers with matching PHYs, available in major Fabs in process geometries as small as 6nm. They can also be ported to other foundries and leading-edge processes nodes on request...
About T2M:
T2MIP is the global independent semiconductor technology experts, supplying complex semiconductor IP Cores, Software, KGD and disruptive technologies enabling accelerated development of your Wearables, IOT, Communications, Storage, Servers, Networking, TV, STB and Satellite SoCs. For more information, please visit: www.t-2-m.com
Availability:
These Semiconductor Interface IP Cores are available for immediate licensing either stand alone or with pre-integrated Controllers and PHYs. For more information on licensing options and pricing please drop a request / MailTo
|
T2M Hot IP
- Bluetooth Dual Mode v5.4 / IEEE 15.4 PHY/RF IP in TSMC22nm ULP
- GNSS Ultra low power (GPS, Galileo, GLONASS, Beidou3, QZSS, IRNSS, SBAS) Digital ...
- USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP, Silicon Proven in TSMC 28HPC+
- DVB-S2X WideBand Demodulator & Decoder IP (Silicon Proven)
- MIPI D-PHY Tx IP, Silicon Proven in TSMC 22ULP
Related News
- Announcing superfast, HD Audio & Video through HDMI 2.0 Tx & Rx PHY & Controller IP Cores uncompressed data transfer in 28HPC+ and 12FFC!
- HDMI 2.0 Tx PHY in 12FFC along with Controller IP Core with high lossless Audio/Video data transfer, licensed for a 4KTV SoC
- HDMI 2.1 Rx PHY (TSMC 12FFC) & Controller Semiconductor IP licensed to a Tier1 Chinese Semiconductor company for integration into a TV SOC by T2MIP
- Synopsys Launches DesignWare HDMI 2.0 TX/RX Controller and PHY IP for Ultra High-Definition Multimedia Experience
- T2M IP Unveils Cutting-Edge HDMI 2.0 Tx PHY & Controller IP Cores are available for immediate licensing for your advanced diverse applications
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |