Codasip launches Codasip Labs to accelerate advanced technologies
December 7, 2022 -- Codasip, the leader in processor design automation and RISC-V processor IP, today announced the establishment of Codasip Labs as an innovation hub within the company. The new organization will support the development and commercialization of technical innovations in key applications including security, functional safety, and AI/ML. The mission of Codasip Labs is to identify and build technologies that extend the possibilities of custom compute and accelerate the time to market for uniquely better products with customized, domain-specific designs.
Codasip Labs will report into Codasip Founder and President Karel Masarik. He founded Codasip in 2014 based on 10 years of research in hardware/software co-design, enabling the company to launch the world’s first commercial RISC-V core. Masarik leads a growing team of application experts within Codasip Labs, including the recently acquired Cerberus Security Labs.
Masarik commented: “With Codasip Labs, we aim to extend the possible, bridging a gap that often exists between innovative research and commercialization. As semiconductor scaling is showing its limits, there is an obvious need for new ways of thinking. We will be working with universities, research institutes and strategic partners to enable innovation and empower our customers to stay at the forefront of processor architecture.”
With Codasip Labs, the company is creating an environment for cooperative research between Codasip and its partners, customers, and academia. This will accelerate the development of new solutions that will have an impact on the future of customized, domain-specific designs.
Part of Codasip Labs, the Codasip University Program focuses on preparing the next generation of researchers, training the next generation of engineers, and developing solutions to solve tomorrow’s technological challenges, cooperating with other industry leaders such as Intel.
Codasip Labs is also taking part in setting industry standards from within the RISC-V Steering Committee and Working Groups as well as through other organizations, for example within the ecosystem forming around the EU Chips Act.
For more information on Codasip Labs, visit the new page on our website.
|
Codasip Hot IP
Related News
- VeriSilicon Launches New Families of Advanced Audio / Video Application Platforms to Accelerate Portable Multimedia Designs
- Logic Fruit Launches the Advanced Kritin iXD 6U VPX Single Board Computer (SBC)
- Cadence and Samsung Foundry Accelerate Chip Innovation for Advanced AI and 3D-IC Applications
- Ceva Launches Multi-Protocol Wireless Platform IP Family to Accelerate Enhanced Connectivity in MCUs and SOCs for IoT and Smart Edge AI Applications
- Synopsys and Intel Foundry Accelerate Advanced Chip Designs with Synopsys IP and Certified EDA Flows for Intel 18A Process
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |