LeWiz released RISC-V with OmniXtend clustering technology to open source.
December 13, 2022 -- OmniXtend is an open source architecture for clustering of processors (or servers) to remote storage and memory systems on the network. It allows processors such as RISC-V CPU(s) to execute programs stored remotely on network based storage or memory systems. This allows the processor to treat remotely stored information as if the information (program or data) is stored in its local memory. This extends the storage resource of the processor to what's available on the network -- any type of network whether wired or wireless, essentially limitless. Yet, it still can maintain data coherency across the memory hierarchy, keeping the information consistent across the network so if a piece of information is updated (locally or remotely), the processing system does not use stale data, maintaining correctness.
Did you know that such systems can also be fault tolerant? If a processing node is no longer available, other node(s) in the cluster can be made to pick up and continue the processing as if the failure has not occurred. LeWiz develops technology for space and other high reliability applications where fault tolerant is an important capability. It previously developed radiation tolerant RISC-V CPU, memory control and I/O subsystems enabling a system in space to continue to operate even if encountering failure due to radiation.
Ad |
RISC-V processor - 32 bit, 5-stage pipeline ![]() High performance dual-issue, out-of-order, 7-stage Vector processor (DSP) IP ![]() RISC-V Application Processor ![]() |
Released here: https://github.com/lewiz-support/OmniXtend_RemoteAgent_RISC-V
We've also released IP cores to open source on Github. This open source release furthers LeWiz contribution to the open source community advancing state of the art technologies.
|
LeWiz Communications, Inc. Hot IP
Related News
- Renode 1.4 released: 64-bit RISC-V HiFive Unleashed support, multiple Silicon Labs targets, and more
- LeWiz Open Source LVDS Transceiver Design
- New RISC-V processors address demand for open source and performance
- Milk-V Launches Milk-V Vega, the World's First RISC-V Open Source 10 Gigabit Ethernet Switch
- Industry Leaders Launch RISE to Accelerate the Development of Open Source Software for RISC-V
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |