Accellera's Security Annotation for Electronic Design Integration Standard 1.0 Moves Toward IEEE Standardization
New IEEE P3164 Working Group to address security concerns for IP providers
Elk Grove, Calif. -- January 23, 2023 -- Accellera Systems Initiative (Accellera), the electronics industry organization focused on the creation and adoption of electronic design automation (EDA) and intellectual property (IP) standards, announced today that its Security Annotation for Electronic Design Integration (SA-EDI) Standard 1.0 has been contributed to the IEEE for the development of the P3164 draft standard.
The IEEE P3164 Working Group will be established at the kick-off meeting on February 14 and will drive the ongoing progression of the SA-EDI standard. Developed by Accellera’s IP Security Assurance (IPSA) Working Group, SA-EDI 1.0 defines a specification that documents security concerns for hardware IP and its associated components when integrated into an integrated circuit (IC). The standard is design-, product-, and tool-independent.
“As a result of our longstanding partnership with the IEEE, our standards are able to achieve widespread global recognition and use,” stated Lu Dai, Chair of Accellera. “We anticipate that as the IEEE P3164 Working Group gets underway, this standard will be of tremendous benefit to IP providers and silicon integrators around the world as they work to reduce security risks in their IP.”
“SA-EDI 1.0 has been in the hands of the community for over a year and has already helped a number of providers in their quest to identify security issues,” stated Brent Sherman, IPSA Working Group Chair. “The standard is low overhead, non-disruptive, and scalable across multiple target implementations. We look forward to the continued work within the IEEE P3164 Working Group to continue to advance the standard.” Sherman will begin his new role as Chair of the IEEE P3164 Working Group at the first meeting next month.
If you would like to participate in the IEEE P3164 Working Group, the kick-off meeting will be held virtually on February 14, 1:00 PM-3:00 PM ET. Registration for the kick-off meeting is now open.
To indicate your interest in the working group to receive ballot invitations and other notifications about the project, click here.
More information and Background on SA-EDI 1.0:
Accellera’s Board of Directors approved SA-EDI 1.0 for release in July 2021. To learn more about the SA-EDI Standard and how it can help IP providers identify security concerns, there are resources on Accellera’s IP Security Assurance Working Group page as well as the IEEE Security Annotation for Electronic Design Integration page.
About Accellera
Accellera Systems Initiative is an independent, not-for-profit organization dedicated to create, support, promote, and advance system-level design, modeling, and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and, as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit www.accellera.org. Find out more about membership.
|
Related News
- Accellera Board Approves Security Annotation for Electronic Design Integration Standard 1.0 for Release
- Khronos Releases Vulkan SC 1.0 Open Standard for Safety-Critical Accelerated Graphics and Compute
- SystemC Ecosystem gets boost with Accellera's new SystemC CCI 1.0 Standard
- Accellera Announces Proposed Working Group to Explore Clock Domain Crossing Standard
- Accellera Forms IP Security Assurance Working Group
Breaking News
- Rambus Reports Fourth Quarter and Fiscal Year 2024 Financial Results
- CoMira Solutions unveils its new 1.6T Ethernet UMAC IP
- intoPIX Unveils Cutting-Edge AV Innovations at ISE 2025
- RISC-V in Space Workshop 2025 in Gothenburg
- Dolphin Semiconductor strengthens its governance with two key Board appointments
Most Popular
- Intel Halts Products, Slows Roadmap in Years-Long Turnaround
- UK Space Agency Awards EnSilica £10.38m for Satellite Broadband Terminal Chips
- EXTOLL collaborates with BeammWave and GlobalFoundries as a Key SerDes IP Partner for Lowest Power High-Speed ASIC
- RaiderChip unveils its fully Hardware-Based Generative AI Accelerator: The GenAI NPU
- Celestial AI Announces Appointment of Semiconductor Industry Icon Lip-Bu Tan to Board of Directors
E-mail This Article | Printer-Friendly Page |