Open Compute Project Foundation and JEDEC Announce a New Collaboration
Establishing a framework for creation of new global standards for novel device components in emerging markets
ARLINGTON, Va.-- January 24, 2023 -- Today, the Open Compute Project Foundation (OCP), the nonprofit organization bringing hyperscale innovations to all, and JEDEC Solid State Technology Association, the global leader in the development of standards for the microelectronics industry, announce a new collaboration to establish a framework for the transfer of technology captured in an OCP-approved specification to JEDEC for inclusion in one of its standards. This alliance brings together members from both the OCP and JEDEC communities to share efforts in developing and maintaining global standards needed to advance the electronics industry.
Under this new alliance, the current effort will be to provide a mechanism to standardize Chiplet part descriptions leveraging OCP Chiplet Data Extensible Markup Language (CDXML) specification to become part of JEDEC JEP30: Part Model Guidelines for use with today’s EDA tools. With this updated JEDEC standard, expected to be published in 2023, Chiplet builders will be able to provide electronically a standardized Chiplet part description to their customers paving the way for automating System in Package (SiP) design and build using Chiplets. The description will include information needed by SiP builders such as Chiplet thermal properties, physical and mechanical requirements, behavior specifications, power and signal integrity properties, testing the Chiplet in package, and security parameters.
“One of the key efforts at the OCP is centered around the need for specialized computation for AI and ML workloads driving the need for specialized silicon. To deliver on the need for specialized silicon while enabling a rapid pace of innovation, we believe a new open Chiplet economy with a low barrier to entry is needed and will require collaboration and standardizations on multiple dimensions, ensuring that companies are able to interact in an open efficient and scalable manner. The OCP has been investing in being a catalyst for an open Chiplet economy for several years through its Open Domain Specific Architecture (ODSA) Project and are pleased to establish this alliance with JEDEC to allow work done in ODSA to become part of a global international standard that advances the industry," said Cliff Grossner, Ph.D., VP Market Intelligence & innovation at the Open Compute Project Foundation.
There are many opportunities to create additional standardization efforts bringing together JEDEC’s strength in setting global standards for the microelectronics industry with OCP’s expertise in specifying system level devices seeding emerging technologies and markets, to set new global standards for novel device components in emerging markets eliminating market fragmentation and wasteful duplication of efforts by market participants.
“JEDEC is delighted to collaborate with the OCP to support our common goal to provide standards that serve the industry and move the market forward,” said John Kelly, President, JEDEC. “JEDEC and the OCP are united in our belief that standards developed in an open community and industry collaboration are essential to help foster efficient markets”.
“The silicon supply chain is diverse. It has to serve many vertical electronic equipment segments including Automotive, Personal Data Processing, Data Center and Enterprise Data Processing, Communications and Infrastructure, Medical, Defense, Aerospace and Industrial. Each market includes different value and application-specific requirements that need to be served. Processor suppliers have turned to highly heterogeneous chip platforms to remain competitive. This approach is becoming increasingly complex and costly to manufacture. In response to these challenges, chip builders have begun to adopt the use of chiplets. However, the same diversity that created the demand for chiplets, also makes it unlikely that any one supplier has the broad expertise to serve all these markets. Thus, many different Chiplet supply chains will emerge and no one solution will serve all markets. The emerging market around Chiplets will need many players and a low barrier to entry allowing for rapid innovation. Open communities sharing the effort for building common tools, prototypes, business workflows and standardizations are critical to accelerate a Chiplet Economy,” said Tom Hackenberg, Principal Analyst, Computing & Software Semiconductor, Memory and Computing Division, Yole Group
About the Open Compute Project Foundation
At the core of the Open Compute Project (OCP) is its Community of hyperscale data center operators, joined by telecom and colocation providers and enterprise IT users, working with vendors to develop open innovations that when embedded in products are deployed from the cloud to the edge. The OCP Foundation is responsible for fostering and serving the OCP Community to meet the market and shape the future, taking hyperscale led innovations to everyone. Meeting the market is accomplished through open designs and best practices, and with data center facility and IT equipment embedding OCP Community-developed innovations for efficiency, at-scale operations and sustainability. Shaping the future includes investing in strategic initiatives that prepare the IT ecosystem for major changes, such as AI & ML, optics, advanced cooling techniques, and composable silicon. Learn more at www.opencompute.org.
About JEDEC
JEDEC is the global leader in the development of standards for the microelectronics industry. Thousands of volunteers representing over 350 member companies work together in more than 100 JEDEC committees and task groups to meet the needs of every segment of the industry, manufacturers and consumers alike. The publications and standards generated by JEDEC committees are accepted throughout the world. All JEDEC standards are available for download from the JEDEC website. For more information, visit www.jedec.org.
|
Related News
- JEDEC and Open Compute Project Foundation Pave the Way for a New Era of Chiplet Innovation
- AccelerComm® Joins Open Compute Project Foundation Focusing on Evenstar Modular Open RAN Radio Unit Reference Design
- Industry Leaders Launch RISE to Accelerate the Development of Open Source Software for RISC-V
- proteanTecs to Present in Open Compute Project (OCP) Webinar on Silent Data Errors for Resilient Data Centers
- proteanTecs Joins the Open Compute Project (OCP), and Introduces First-Ever UCT Monitoring System for Field-Deployed Electronics
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |